|
@@ -261,7 +261,7 @@ static struct resource bfin_uart0_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_uart0_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_uart0_peripherals[] = {
|
|
P_UART0_TX, P_UART0_RX, 0
|
|
P_UART0_TX, P_UART0_RX, 0
|
|
};
|
|
};
|
|
|
|
|
|
@@ -316,7 +316,7 @@ static struct resource bfin_uart1_resources[] = {
|
|
#endif
|
|
#endif
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_uart1_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_uart1_peripherals[] = {
|
|
P_UART1_TX, P_UART1_RX,
|
|
P_UART1_TX, P_UART1_RX,
|
|
#ifdef CONFIG_BFIN_UART1_CTSRTS
|
|
#ifdef CONFIG_BFIN_UART1_CTSRTS
|
|
P_UART1_RTS, P_UART1_CTS,
|
|
P_UART1_RTS, P_UART1_CTS,
|
|
@@ -363,7 +363,7 @@ static struct resource bfin_uart2_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_uart2_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_uart2_peripherals[] = {
|
|
P_UART2_TX, P_UART2_RX, 0
|
|
P_UART2_TX, P_UART2_RX, 0
|
|
};
|
|
};
|
|
|
|
|
|
@@ -418,7 +418,7 @@ static struct resource bfin_uart3_resources[] = {
|
|
#endif
|
|
#endif
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_uart3_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_uart3_peripherals[] = {
|
|
P_UART3_TX, P_UART3_RX,
|
|
P_UART3_TX, P_UART3_RX,
|
|
#ifdef CONFIG_BFIN_UART3_CTSRTS
|
|
#ifdef CONFIG_BFIN_UART3_CTSRTS
|
|
P_UART3_RTS, P_UART3_CTS,
|
|
P_UART3_RTS, P_UART3_CTS,
|
|
@@ -658,7 +658,7 @@ static struct resource bfin_sport0_uart_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_sport0_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_sport0_peripherals[] = {
|
|
P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
|
|
P_SPORT0_TFS, P_SPORT0_DTPRI, P_SPORT0_TSCLK, P_SPORT0_RFS,
|
|
P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
|
|
P_SPORT0_DRPRI, P_SPORT0_RSCLK, 0
|
|
};
|
|
};
|
|
@@ -692,7 +692,7 @@ static struct resource bfin_sport1_uart_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_sport1_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_sport1_peripherals[] = {
|
|
P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
|
|
P_SPORT1_TFS, P_SPORT1_DTPRI, P_SPORT1_TSCLK, P_SPORT1_RFS,
|
|
P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
|
|
P_SPORT1_DRPRI, P_SPORT1_RSCLK, 0
|
|
};
|
|
};
|
|
@@ -726,7 +726,7 @@ static struct resource bfin_sport2_uart_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_sport2_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_sport2_peripherals[] = {
|
|
P_SPORT2_TFS, P_SPORT2_DTPRI, P_SPORT2_TSCLK, P_SPORT2_RFS,
|
|
P_SPORT2_TFS, P_SPORT2_DTPRI, P_SPORT2_TSCLK, P_SPORT2_RFS,
|
|
P_SPORT2_DRPRI, P_SPORT2_RSCLK, P_SPORT2_DRSEC, P_SPORT2_DTSEC, 0
|
|
P_SPORT2_DRPRI, P_SPORT2_RSCLK, P_SPORT2_DRSEC, P_SPORT2_DTSEC, 0
|
|
};
|
|
};
|
|
@@ -760,7 +760,7 @@ static struct resource bfin_sport3_uart_resources[] = {
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
|
|
-unsigned short bfin_sport3_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_sport3_peripherals[] = {
|
|
P_SPORT3_TFS, P_SPORT3_DTPRI, P_SPORT3_TSCLK, P_SPORT3_RFS,
|
|
P_SPORT3_TFS, P_SPORT3_DTPRI, P_SPORT3_TSCLK, P_SPORT3_RFS,
|
|
P_SPORT3_DRPRI, P_SPORT3_RSCLK, P_SPORT3_DRSEC, P_SPORT3_DTSEC, 0
|
|
P_SPORT3_DRPRI, P_SPORT3_RSCLK, P_SPORT3_DRSEC, P_SPORT3_DTSEC, 0
|
|
};
|
|
};
|
|
@@ -778,7 +778,7 @@ static struct platform_device bfin_sport3_uart_device = {
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
|
|
#if defined(CONFIG_CAN_BFIN) || defined(CONFIG_CAN_BFIN_MODULE)
|
|
-unsigned short bfin_can_peripherals[] = {
|
|
|
|
|
|
+static unsigned short bfin_can_peripherals[] = {
|
|
P_CAN0_RX, P_CAN0_TX, 0
|
|
P_CAN0_RX, P_CAN0_TX, 0
|
|
};
|
|
};
|
|
|
|
|