|
@@ -456,7 +456,7 @@ iosapic_startup_edge_irq (unsigned int irq)
|
|
|
static void
|
|
|
iosapic_ack_edge_irq (unsigned int irq)
|
|
|
{
|
|
|
- irq_desc_t *idesc = irq_descp(irq);
|
|
|
+ irq_desc_t *idesc = irq_desc + irq;
|
|
|
|
|
|
move_native_irq(irq);
|
|
|
/*
|
|
@@ -659,7 +659,7 @@ register_intr (unsigned int gsi, int vector, unsigned char delivery,
|
|
|
else
|
|
|
irq_type = &irq_type_iosapic_level;
|
|
|
|
|
|
- idesc = irq_descp(vector);
|
|
|
+ idesc = irq_desc + vector;
|
|
|
if (idesc->chip != irq_type) {
|
|
|
if (idesc->chip != &no_irq_type)
|
|
|
printk(KERN_WARNING
|
|
@@ -793,14 +793,14 @@ again:
|
|
|
return -ENOSPC;
|
|
|
}
|
|
|
|
|
|
- spin_lock_irqsave(&irq_descp(vector)->lock, flags);
|
|
|
+ spin_lock_irqsave(&irq_desc[vector].lock, flags);
|
|
|
spin_lock(&iosapic_lock);
|
|
|
{
|
|
|
if (gsi_to_vector(gsi) > 0) {
|
|
|
if (list_empty(&iosapic_intr_info[vector].rtes))
|
|
|
free_irq_vector(vector);
|
|
|
spin_unlock(&iosapic_lock);
|
|
|
- spin_unlock_irqrestore(&irq_descp(vector)->lock,
|
|
|
+ spin_unlock_irqrestore(&irq_desc[vector].lock,
|
|
|
flags);
|
|
|
goto again;
|
|
|
}
|
|
@@ -810,7 +810,7 @@ again:
|
|
|
polarity, trigger);
|
|
|
if (err < 0) {
|
|
|
spin_unlock(&iosapic_lock);
|
|
|
- spin_unlock_irqrestore(&irq_descp(vector)->lock,
|
|
|
+ spin_unlock_irqrestore(&irq_desc[vector].lock,
|
|
|
flags);
|
|
|
return err;
|
|
|
}
|
|
@@ -825,7 +825,7 @@ again:
|
|
|
set_rte(gsi, vector, dest, mask);
|
|
|
}
|
|
|
spin_unlock(&iosapic_lock);
|
|
|
- spin_unlock_irqrestore(&irq_descp(vector)->lock, flags);
|
|
|
+ spin_unlock_irqrestore(&irq_desc[vector].lock, flags);
|
|
|
|
|
|
printk(KERN_INFO "GSI %u (%s, %s) -> CPU %d (0x%04x) vector %d\n",
|
|
|
gsi, (trigger == IOSAPIC_EDGE ? "edge" : "level"),
|
|
@@ -860,7 +860,7 @@ iosapic_unregister_intr (unsigned int gsi)
|
|
|
}
|
|
|
vector = irq_to_vector(irq);
|
|
|
|
|
|
- idesc = irq_descp(irq);
|
|
|
+ idesc = irq_desc + irq;
|
|
|
spin_lock_irqsave(&idesc->lock, flags);
|
|
|
spin_lock(&iosapic_lock);
|
|
|
{
|