|
@@ -66,8 +66,6 @@ struct s3c_sdhci_platdata {
|
|
|
enum cd_types cd_type;
|
|
|
enum clk_types clk_type;
|
|
|
|
|
|
- char **clocks; /* set of clock sources */
|
|
|
-
|
|
|
int ext_cd_gpio;
|
|
|
bool ext_cd_gpio_invert;
|
|
|
int (*ext_cd_init)(void (*notify_func)(struct platform_device *,
|
|
@@ -129,12 +127,9 @@ extern void exynos4_setup_sdhci3_cfg_gpio(struct platform_device *, int w);
|
|
|
/* S3C2416 SDHCI setup */
|
|
|
|
|
|
#ifdef CONFIG_S3C2416_SETUP_SDHCI
|
|
|
-extern char *s3c2416_hsmmc_clksrcs[4];
|
|
|
-
|
|
|
static inline void s3c2416_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = s3c2416_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = s3c2416_setup_sdhci0_cfg_gpio;
|
|
|
#endif /* CONFIG_S3C_DEV_HSMMC */
|
|
|
}
|
|
@@ -142,7 +137,6 @@ static inline void s3c2416_default_sdhci0(void)
|
|
|
static inline void s3c2416_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = s3c2416_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = s3c2416_setup_sdhci1_cfg_gpio;
|
|
|
#endif /* CONFIG_S3C_DEV_HSMMC1 */
|
|
|
}
|
|
@@ -155,12 +149,9 @@ static inline void s3c2416_default_sdhci1(void) { }
|
|
|
/* S3C64XX SDHCI setup */
|
|
|
|
|
|
#ifdef CONFIG_S3C64XX_SETUP_SDHCI
|
|
|
-extern char *s3c64xx_hsmmc_clksrcs[4];
|
|
|
-
|
|
|
static inline void s3c6400_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = s3c64xx_setup_sdhci0_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -168,7 +159,6 @@ static inline void s3c6400_default_sdhci0(void)
|
|
|
static inline void s3c6400_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = s3c64xx_setup_sdhci1_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -176,7 +166,6 @@ static inline void s3c6400_default_sdhci1(void)
|
|
|
static inline void s3c6400_default_sdhci2(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC2
|
|
|
- s3c_hsmmc2_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc2_def_platdata.cfg_gpio = s3c64xx_setup_sdhci2_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -184,7 +173,6 @@ static inline void s3c6400_default_sdhci2(void)
|
|
|
static inline void s3c6410_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = s3c64xx_setup_sdhci0_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -192,7 +180,6 @@ static inline void s3c6410_default_sdhci0(void)
|
|
|
static inline void s3c6410_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = s3c64xx_setup_sdhci1_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -200,7 +187,6 @@ static inline void s3c6410_default_sdhci1(void)
|
|
|
static inline void s3c6410_default_sdhci2(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC2
|
|
|
- s3c_hsmmc2_def_platdata.clocks = s3c64xx_hsmmc_clksrcs;
|
|
|
s3c_hsmmc2_def_platdata.cfg_gpio = s3c64xx_setup_sdhci2_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -218,12 +204,9 @@ static inline void s3c6400_default_sdhci2(void) { }
|
|
|
/* S5PC100 SDHCI setup */
|
|
|
|
|
|
#ifdef CONFIG_S5PC100_SETUP_SDHCI
|
|
|
-extern char *s5pc100_hsmmc_clksrcs[4];
|
|
|
-
|
|
|
static inline void s5pc100_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = s5pc100_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = s5pc100_setup_sdhci0_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -231,7 +214,6 @@ static inline void s5pc100_default_sdhci0(void)
|
|
|
static inline void s5pc100_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = s5pc100_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = s5pc100_setup_sdhci1_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -239,7 +221,6 @@ static inline void s5pc100_default_sdhci1(void)
|
|
|
static inline void s5pc100_default_sdhci2(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC2
|
|
|
- s3c_hsmmc2_def_platdata.clocks = s5pc100_hsmmc_clksrcs;
|
|
|
s3c_hsmmc2_def_platdata.cfg_gpio = s5pc100_setup_sdhci2_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -254,12 +235,9 @@ static inline void s5pc100_default_sdhci2(void) { }
|
|
|
/* S5PV210 SDHCI setup */
|
|
|
|
|
|
#ifdef CONFIG_S5PV210_SETUP_SDHCI
|
|
|
-extern char *s5pv210_hsmmc_clksrcs[4];
|
|
|
-
|
|
|
static inline void s5pv210_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = s5pv210_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = s5pv210_setup_sdhci0_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -267,7 +245,6 @@ static inline void s5pv210_default_sdhci0(void)
|
|
|
static inline void s5pv210_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = s5pv210_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = s5pv210_setup_sdhci1_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -275,7 +252,6 @@ static inline void s5pv210_default_sdhci1(void)
|
|
|
static inline void s5pv210_default_sdhci2(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC2
|
|
|
- s3c_hsmmc2_def_platdata.clocks = s5pv210_hsmmc_clksrcs;
|
|
|
s3c_hsmmc2_def_platdata.cfg_gpio = s5pv210_setup_sdhci2_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -283,7 +259,6 @@ static inline void s5pv210_default_sdhci2(void)
|
|
|
static inline void s5pv210_default_sdhci3(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC3
|
|
|
- s3c_hsmmc3_def_platdata.clocks = s5pv210_hsmmc_clksrcs;
|
|
|
s3c_hsmmc3_def_platdata.cfg_gpio = s5pv210_setup_sdhci3_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -298,12 +273,9 @@ static inline void s5pv210_default_sdhci3(void) { }
|
|
|
|
|
|
/* EXYNOS4 SDHCI setup */
|
|
|
#ifdef CONFIG_EXYNOS4_SETUP_SDHCI
|
|
|
-extern char *exynos4_hsmmc_clksrcs[4];
|
|
|
-
|
|
|
static inline void exynos4_default_sdhci0(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC
|
|
|
- s3c_hsmmc0_def_platdata.clocks = exynos4_hsmmc_clksrcs;
|
|
|
s3c_hsmmc0_def_platdata.cfg_gpio = exynos4_setup_sdhci0_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -311,7 +283,6 @@ static inline void exynos4_default_sdhci0(void)
|
|
|
static inline void exynos4_default_sdhci1(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC1
|
|
|
- s3c_hsmmc1_def_platdata.clocks = exynos4_hsmmc_clksrcs;
|
|
|
s3c_hsmmc1_def_platdata.cfg_gpio = exynos4_setup_sdhci1_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -319,7 +290,6 @@ static inline void exynos4_default_sdhci1(void)
|
|
|
static inline void exynos4_default_sdhci2(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC2
|
|
|
- s3c_hsmmc2_def_platdata.clocks = exynos4_hsmmc_clksrcs;
|
|
|
s3c_hsmmc2_def_platdata.cfg_gpio = exynos4_setup_sdhci2_cfg_gpio;
|
|
|
#endif
|
|
|
}
|
|
@@ -327,7 +297,6 @@ static inline void exynos4_default_sdhci2(void)
|
|
|
static inline void exynos4_default_sdhci3(void)
|
|
|
{
|
|
|
#ifdef CONFIG_S3C_DEV_HSMMC3
|
|
|
- s3c_hsmmc3_def_platdata.clocks = exynos4_hsmmc_clksrcs;
|
|
|
s3c_hsmmc3_def_platdata.cfg_gpio = exynos4_setup_sdhci3_cfg_gpio;
|
|
|
#endif
|
|
|
}
|