|
@@ -88,15 +88,18 @@ eenahb:
|
|
|
void fsl_udc_clk_finalize(struct platform_device *pdev)
|
|
|
{
|
|
|
struct fsl_usb2_platform_data *pdata = pdev->dev.platform_data;
|
|
|
-#if defined(CONFIG_ARCH_MX35)
|
|
|
- unsigned int v;
|
|
|
-
|
|
|
- /* workaround ENGcm09152 for i.MX35 */
|
|
|
- if (pdata->workaround & FLS_USB2_WORKAROUND_ENGCM09152) {
|
|
|
- v = readl(MX35_IO_ADDRESS(MX35_USB_BASE_ADDR +
|
|
|
- USBPHYCTRL_OTGBASE_OFFSET));
|
|
|
- writel(v | USBPHYCTRL_EVDO, MX35_IO_ADDRESS(MX35_USB_BASE_ADDR +
|
|
|
- USBPHYCTRL_OTGBASE_OFFSET));
|
|
|
+#if defined(CONFIG_SOC_IMX35)
|
|
|
+ if (cpu_is_mx35()) {
|
|
|
+ unsigned int v;
|
|
|
+
|
|
|
+ /* workaround ENGcm09152 for i.MX35 */
|
|
|
+ if (pdata->workaround & FLS_USB2_WORKAROUND_ENGCM09152) {
|
|
|
+ v = readl(MX35_IO_ADDRESS(MX35_USB_BASE_ADDR +
|
|
|
+ USBPHYCTRL_OTGBASE_OFFSET));
|
|
|
+ writel(v | USBPHYCTRL_EVDO,
|
|
|
+ MX35_IO_ADDRESS(MX35_USB_BASE_ADDR +
|
|
|
+ USBPHYCTRL_OTGBASE_OFFSET));
|
|
|
+ }
|
|
|
}
|
|
|
#endif
|
|
|
|