|
@@ -640,11 +640,9 @@ void rtl8180_proc_init_one(struct net_device *dev)
|
|
{
|
|
{
|
|
struct proc_dir_entry *e;
|
|
struct proc_dir_entry *e;
|
|
struct r8180_priv *priv = (struct r8180_priv *)ieee80211_priv(dev);
|
|
struct r8180_priv *priv = (struct r8180_priv *)ieee80211_priv(dev);
|
|
- priv->dir_dev = create_proc_entry(dev->name,
|
|
|
|
- S_IFDIR | S_IRUGO | S_IXUGO,
|
|
|
|
- rtl8180_proc);
|
|
|
|
|
|
+ priv->dir_dev = rtl8180_proc;
|
|
if (!priv->dir_dev) {
|
|
if (!priv->dir_dev) {
|
|
- DMESGE("Unable to initialize /proc/net/rtl8180/%s\n",
|
|
|
|
|
|
+ DMESGE("Unable to initialize /proc/net/r8180/%s\n",
|
|
dev->name);
|
|
dev->name);
|
|
return;
|
|
return;
|
|
}
|
|
}
|
|
@@ -654,7 +652,7 @@ void rtl8180_proc_init_one(struct net_device *dev)
|
|
|
|
|
|
if (!e) {
|
|
if (!e) {
|
|
DMESGE("Unable to initialize "
|
|
DMESGE("Unable to initialize "
|
|
- "/proc/net/rtl8180/%s/stats-hw\n",
|
|
|
|
|
|
+ "/proc/net/r8180/%s/stats-hw\n",
|
|
dev->name);
|
|
dev->name);
|
|
}
|
|
}
|
|
|
|
|
|
@@ -663,7 +661,7 @@ void rtl8180_proc_init_one(struct net_device *dev)
|
|
|
|
|
|
if (!e) {
|
|
if (!e) {
|
|
DMESGE("Unable to initialize "
|
|
DMESGE("Unable to initialize "
|
|
- "/proc/net/rtl8180/%s/stats-rx\n",
|
|
|
|
|
|
+ "/proc/net/r8180/%s/stats-rx\n",
|
|
dev->name);
|
|
dev->name);
|
|
}
|
|
}
|
|
|
|
|
|
@@ -673,7 +671,7 @@ void rtl8180_proc_init_one(struct net_device *dev)
|
|
|
|
|
|
if (!e) {
|
|
if (!e) {
|
|
DMESGE("Unable to initialize "
|
|
DMESGE("Unable to initialize "
|
|
- "/proc/net/rtl8180/%s/stats-tx\n",
|
|
|
|
|
|
+ "/proc/net/r8180/%s/stats-tx\n",
|
|
dev->name);
|
|
dev->name);
|
|
}
|
|
}
|
|
#if 0
|
|
#if 0
|
|
@@ -702,7 +700,7 @@ void rtl8180_proc_init_one(struct net_device *dev)
|
|
|
|
|
|
if (!e) {
|
|
if (!e) {
|
|
DMESGE("Unable to initialize "
|
|
DMESGE("Unable to initialize "
|
|
- "/proc/net/rtl8180/%s/registers\n",
|
|
|
|
|
|
+ "/proc/net/r8180/%s/registers\n",
|
|
dev->name);
|
|
dev->name);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
@@ -977,13 +975,6 @@ void check_tx_ring(struct net_device *dev, int pri)
|
|
*tmp & (1<<15)? "ok": "err", *(tmp+4));
|
|
*tmp & (1<<15)? "ok": "err", *(tmp+4));
|
|
}
|
|
}
|
|
|
|
|
|
- DMESG("nic at %d",
|
|
|
|
- (nic-nicbegin) / 8 /4);
|
|
|
|
- DMESG("tail at %d", ((int)tail - (int)begin) /8 /4);
|
|
|
|
- DMESG("head at %d", ((int)head - (int)begin) /8 /4);
|
|
|
|
- DMESG("check free desc returns %d", check_nic_enought_desc(dev,pri));
|
|
|
|
- DMESG("free desc is %d\n", get_curr_tx_free_desc(dev,pri));
|
|
|
|
- //rtl8180_reset(dev);
|
|
|
|
return;
|
|
return;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -1736,17 +1727,7 @@ short alloc_tx_desc_ring(struct net_device *dev, int bufsize, int count,
|
|
* descriptor's buffer must be 256 byte aligned
|
|
* descriptor's buffer must be 256 byte aligned
|
|
* we shouldn't be here, since we set DMA mask !
|
|
* we shouldn't be here, since we set DMA mask !
|
|
*/
|
|
*/
|
|
- DMESGW("Fixing TX alignment");
|
|
|
|
- desc = (u32*)((u8*)desc + 256);
|
|
|
|
-#if (defined(CONFIG_HIGHMEM64G) || defined(CONFIG_64BIT_PHYS_ADDR))
|
|
|
|
- desc = (u32*)((u64)desc &~ 0xff);
|
|
|
|
- dma_desc = (dma_addr_t)((u8*)dma_desc + 256);
|
|
|
|
- dma_desc = (dma_addr_t)((u64)dma_desc &~ 0xff);
|
|
|
|
-#else
|
|
|
|
- desc = (u32*)((u32)desc &~ 0xff);
|
|
|
|
- dma_desc = (dma_addr_t)((u8*)dma_desc + 256);
|
|
|
|
- dma_desc = (dma_addr_t)((u32)dma_desc &~ 0xff);
|
|
|
|
-#endif
|
|
|
|
|
|
+ WARN(1, "DMA buffer is not aligned\n");
|
|
}
|
|
}
|
|
tmp=desc;
|
|
tmp=desc;
|
|
for (i=0;i<count;i++)
|
|
for (i=0;i<count;i++)
|
|
@@ -1984,18 +1965,7 @@ short alloc_rx_desc_ring(struct net_device *dev, u16 bufsize, int count)
|
|
* descriptor's buffer must be 256 byte aligned
|
|
* descriptor's buffer must be 256 byte aligned
|
|
* should never happen since we specify the DMA mask
|
|
* should never happen since we specify the DMA mask
|
|
*/
|
|
*/
|
|
-
|
|
|
|
- DMESGW("Fixing RX alignment");
|
|
|
|
- desc = (u32*)((u8*)desc + 256);
|
|
|
|
-#if (defined(CONFIG_HIGHMEM64G) || defined(CONFIG_64BIT_PHYS_ADDR))
|
|
|
|
- desc = (u32*)((u64)desc &~ 0xff);
|
|
|
|
- dma_desc = (dma_addr_t)((u8*)dma_desc + 256);
|
|
|
|
- dma_desc = (dma_addr_t)((u64)dma_desc &~ 0xff);
|
|
|
|
-#else
|
|
|
|
- desc = (u32*)((u32)desc &~ 0xff);
|
|
|
|
- dma_desc = (dma_addr_t)((u8*)dma_desc + 256);
|
|
|
|
- dma_desc = (dma_addr_t)((u32)dma_desc &~ 0xff);
|
|
|
|
-#endif
|
|
|
|
|
|
+ WARN(1, "DMA buffer is not aligned\n");
|
|
}
|
|
}
|
|
|
|
|
|
priv->rxring=desc;
|
|
priv->rxring=desc;
|