|
@@ -4449,6 +4449,8 @@
|
|
|
#define PIPEA_PP_STATUS (VLV_DISPLAY_BASE + 0x61200)
|
|
|
#define PIPEA_PP_CONTROL (VLV_DISPLAY_BASE + 0x61204)
|
|
|
#define PIPEA_PP_ON_DELAYS (VLV_DISPLAY_BASE + 0x61208)
|
|
|
+#define PANEL_PORT_SELECT_DPB_VLV (1 << 30)
|
|
|
+#define PANEL_PORT_SELECT_DPC_VLV (2 << 30)
|
|
|
#define PIPEA_PP_OFF_DELAYS (VLV_DISPLAY_BASE + 0x6120c)
|
|
|
#define PIPEA_PP_DIVISOR (VLV_DISPLAY_BASE + 0x61210)
|
|
|
|
|
@@ -4480,7 +4482,6 @@
|
|
|
#define PANEL_PORT_SELECT_MASK (3 << 30)
|
|
|
#define PANEL_PORT_SELECT_LVDS (0 << 30)
|
|
|
#define PANEL_PORT_SELECT_DPA (1 << 30)
|
|
|
-#define EDP_PANEL (1 << 30)
|
|
|
#define PANEL_PORT_SELECT_DPC (2 << 30)
|
|
|
#define PANEL_PORT_SELECT_DPD (3 << 30)
|
|
|
#define PANEL_POWER_UP_DELAY_MASK (0x1fff0000)
|
|
@@ -4489,11 +4490,6 @@
|
|
|
#define PANEL_LIGHT_ON_DELAY_SHIFT 0
|
|
|
|
|
|
#define PCH_PP_OFF_DELAYS 0xc720c
|
|
|
-#define PANEL_POWER_PORT_SELECT_MASK (0x3 << 30)
|
|
|
-#define PANEL_POWER_PORT_LVDS (0 << 30)
|
|
|
-#define PANEL_POWER_PORT_DP_A (1 << 30)
|
|
|
-#define PANEL_POWER_PORT_DP_C (2 << 30)
|
|
|
-#define PANEL_POWER_PORT_DP_D (3 << 30)
|
|
|
#define PANEL_POWER_DOWN_DELAY_MASK (0x1fff0000)
|
|
|
#define PANEL_POWER_DOWN_DELAY_SHIFT 16
|
|
|
#define PANEL_LIGHT_OFF_DELAY_MASK (0x1fff)
|