|
@@ -26,6 +26,9 @@
|
|
|
#include <linux/mtd/physmap.h>
|
|
|
#include <linux/platform_device.h>
|
|
|
#include <linux/serial_8250.h>
|
|
|
+#include <linux/usb/otg.h>
|
|
|
+#include <linux/usb/ulpi.h>
|
|
|
+#include <linux/fsl_devices.h>
|
|
|
|
|
|
#include <asm/mach-types.h>
|
|
|
#include <asm/mach/arch.h>
|
|
@@ -39,6 +42,8 @@
|
|
|
#include <mach/iomux-mx27.h>
|
|
|
#include <mach/imx-uart.h>
|
|
|
#include <mach/mxc_nand.h>
|
|
|
+#include <mach/mxc_ehci.h>
|
|
|
+#include <mach/ulpi.h>
|
|
|
|
|
|
#include "devices.h"
|
|
|
|
|
@@ -93,6 +98,32 @@ static int eukrea_cpuimx27_pins[] = {
|
|
|
GPIO_PORTB | 27 | GPIO_GPIO | GPIO_IN,
|
|
|
GPIO_PORTB | 30 | GPIO_GPIO | GPIO_IN,
|
|
|
#endif
|
|
|
+ /* OTG */
|
|
|
+ PC7_PF_USBOTG_DATA5,
|
|
|
+ PC8_PF_USBOTG_DATA6,
|
|
|
+ PC9_PF_USBOTG_DATA0,
|
|
|
+ PC10_PF_USBOTG_DATA2,
|
|
|
+ PC11_PF_USBOTG_DATA1,
|
|
|
+ PC12_PF_USBOTG_DATA4,
|
|
|
+ PC13_PF_USBOTG_DATA3,
|
|
|
+ PE0_PF_USBOTG_NXT,
|
|
|
+ PE1_PF_USBOTG_STP,
|
|
|
+ PE2_PF_USBOTG_DIR,
|
|
|
+ PE24_PF_USBOTG_CLK,
|
|
|
+ PE25_PF_USBOTG_DATA7,
|
|
|
+ /* USBH2 */
|
|
|
+ PA0_PF_USBH2_CLK,
|
|
|
+ PA1_PF_USBH2_DIR,
|
|
|
+ PA2_PF_USBH2_DATA7,
|
|
|
+ PA3_PF_USBH2_NXT,
|
|
|
+ PA4_PF_USBH2_STP,
|
|
|
+ PD19_AF_USBH2_DATA4,
|
|
|
+ PD20_AF_USBH2_DATA3,
|
|
|
+ PD21_AF_USBH2_DATA6,
|
|
|
+ PD22_AF_USBH2_DATA0,
|
|
|
+ PD23_AF_USBH2_DATA2,
|
|
|
+ PD24_AF_USBH2_DATA1,
|
|
|
+ PD26_AF_USBH2_DATA5,
|
|
|
};
|
|
|
|
|
|
static struct physmap_flash_data eukrea_cpuimx27_flash_data = {
|
|
@@ -186,6 +217,36 @@ static struct platform_device serial_device = {
|
|
|
};
|
|
|
#endif
|
|
|
|
|
|
+static struct mxc_usbh_platform_data otg_pdata = {
|
|
|
+ .portsc = MXC_EHCI_MODE_ULPI,
|
|
|
+ .flags = MXC_EHCI_INTERFACE_DIFF_UNI,
|
|
|
+};
|
|
|
+
|
|
|
+static struct mxc_usbh_platform_data usbh2_pdata = {
|
|
|
+ .portsc = MXC_EHCI_MODE_ULPI,
|
|
|
+ .flags = MXC_EHCI_INTERFACE_DIFF_UNI,
|
|
|
+};
|
|
|
+
|
|
|
+static struct fsl_usb2_platform_data otg_device_pdata = {
|
|
|
+ .operating_mode = FSL_USB2_DR_DEVICE,
|
|
|
+ .phy_mode = FSL_USB2_PHY_ULPI,
|
|
|
+};
|
|
|
+
|
|
|
+static int otg_mode_host;
|
|
|
+
|
|
|
+static int __init eukrea_cpuimx27_otg_mode(char *options)
|
|
|
+{
|
|
|
+ if (!strcmp(options, "host"))
|
|
|
+ otg_mode_host = 1;
|
|
|
+ else if (!strcmp(options, "device"))
|
|
|
+ otg_mode_host = 0;
|
|
|
+ else
|
|
|
+ pr_info("otg_mode neither \"host\" nor \"device\". "
|
|
|
+ "Defaulting to device\n");
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+__setup("otg_mode=", eukrea_cpuimx27_otg_mode);
|
|
|
+
|
|
|
static void __init eukrea_cpuimx27_init(void)
|
|
|
{
|
|
|
mxc_gpio_setup_multiple_pins(eukrea_cpuimx27_pins,
|
|
@@ -216,6 +277,22 @@ static void __init eukrea_cpuimx27_init(void)
|
|
|
platform_device_register(&serial_device);
|
|
|
#endif
|
|
|
|
|
|
+#if defined(CONFIG_USB_ULPI)
|
|
|
+ if (otg_mode_host) {
|
|
|
+ otg_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
|
|
|
+ USB_OTG_DRV_VBUS | USB_OTG_DRV_VBUS_EXT);
|
|
|
+
|
|
|
+ mxc_register_device(&mxc_otg_host, &otg_pdata);
|
|
|
+ }
|
|
|
+
|
|
|
+ usbh2_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
|
|
|
+ USB_OTG_DRV_VBUS | USB_OTG_DRV_VBUS_EXT);
|
|
|
+
|
|
|
+ mxc_register_device(&mxc_usbh2, &usbh2_pdata);
|
|
|
+#endif
|
|
|
+ if (!otg_mode_host)
|
|
|
+ mxc_register_device(&mxc_otg_udc_device, &otg_device_pdata);
|
|
|
+
|
|
|
#ifdef CONFIG_MACH_EUKREA_MBIMX27_BASEBOARD
|
|
|
eukrea_mbimx27_baseboard_init();
|
|
|
#endif
|