|
@@ -7412,16 +7412,11 @@ static int tg3_chip_reset(struct tg3 *tp)
|
|
|
tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
|
|
|
}
|
|
|
|
|
|
- if (tg3_flag(tp, ENABLE_APE))
|
|
|
- tp->mac_mode = MAC_MODE_APE_TX_EN |
|
|
|
- MAC_MODE_APE_RX_EN |
|
|
|
- MAC_MODE_TDE_ENABLE;
|
|
|
-
|
|
|
if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
|
|
|
- tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
|
|
|
+ tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
|
|
|
val = tp->mac_mode;
|
|
|
} else if (tp->phy_flags & TG3_PHYFLG_MII_SERDES) {
|
|
|
- tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
|
|
|
+ tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
|
|
|
val = tp->mac_mode;
|
|
|
} else
|
|
|
val = 0;
|
|
@@ -8559,12 +8554,11 @@ static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
|
|
|
udelay(10);
|
|
|
}
|
|
|
|
|
|
- if (tg3_flag(tp, ENABLE_APE))
|
|
|
- tp->mac_mode = MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
|
|
|
- else
|
|
|
- tp->mac_mode = 0;
|
|
|
tp->mac_mode |= MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
|
|
|
- MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE | MAC_MODE_FHDE_ENABLE;
|
|
|
+ MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE |
|
|
|
+ MAC_MODE_FHDE_ENABLE;
|
|
|
+ if (tg3_flag(tp, ENABLE_APE))
|
|
|
+ tp->mac_mode |= MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
|
|
|
if (!tg3_flag(tp, 5705_PLUS) &&
|
|
|
!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
|
|
|
GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5700)
|