|
@@ -39,7 +39,8 @@
|
|
#define DA8XX_GPIO_BASE 0x01e26000
|
|
#define DA8XX_GPIO_BASE 0x01e26000
|
|
#define DA8XX_I2C1_BASE 0x01e28000
|
|
#define DA8XX_I2C1_BASE 0x01e28000
|
|
#define DA8XX_SPI0_BASE 0x01c41000
|
|
#define DA8XX_SPI0_BASE 0x01c41000
|
|
-#define DA8XX_SPI1_BASE 0x01f0e000
|
|
|
|
|
|
+#define DA830_SPI1_BASE 0x01e12000
|
|
|
|
+#define DA850_SPI1_BASE 0x01f0e000
|
|
|
|
|
|
#define DA8XX_EMAC_CTRL_REG_OFFSET 0x3000
|
|
#define DA8XX_EMAC_CTRL_REG_OFFSET 0x3000
|
|
#define DA8XX_EMAC_MOD_REG_OFFSET 0x2000
|
|
#define DA8XX_EMAC_MOD_REG_OFFSET 0x2000
|
|
@@ -762,8 +763,8 @@ static struct resource da8xx_spi0_resources[] = {
|
|
|
|
|
|
static struct resource da8xx_spi1_resources[] = {
|
|
static struct resource da8xx_spi1_resources[] = {
|
|
[0] = {
|
|
[0] = {
|
|
- .start = DA8XX_SPI1_BASE,
|
|
|
|
- .end = DA8XX_SPI1_BASE + SZ_4K - 1,
|
|
|
|
|
|
+ .start = DA830_SPI1_BASE,
|
|
|
|
+ .end = DA830_SPI1_BASE + SZ_4K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
},
|
|
[1] = {
|
|
[1] = {
|
|
@@ -832,5 +833,10 @@ int __init da8xx_register_spi(int instance, struct spi_board_info *info,
|
|
|
|
|
|
da8xx_spi_pdata[instance].num_chipselect = len;
|
|
da8xx_spi_pdata[instance].num_chipselect = len;
|
|
|
|
|
|
|
|
+ if (instance == 1 && cpu_is_davinci_da850()) {
|
|
|
|
+ da8xx_spi1_resources[0].start = DA850_SPI1_BASE;
|
|
|
|
+ da8xx_spi1_resources[0].end = DA850_SPI1_BASE + SZ_4K - 1;
|
|
|
|
+ }
|
|
|
|
+
|
|
return platform_device_register(&da8xx_spi_device[instance]);
|
|
return platform_device_register(&da8xx_spi_device[instance]);
|
|
}
|
|
}
|