|
@@ -2052,7 +2052,7 @@ static struct clk dss_ick = {
|
|
|
|
|
|
static struct clk cam_mclk = {
|
|
static struct clk cam_mclk = {
|
|
.name = "cam_mclk",
|
|
.name = "cam_mclk",
|
|
- .ops = &clkops_omap2_dflt_wait,
|
|
|
|
|
|
+ .ops = &clkops_omap2_dflt,
|
|
.parent = &dpll4_m5x2_ck,
|
|
.parent = &dpll4_m5x2_ck,
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_FCLKEN),
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_FCLKEN),
|
|
.enable_bit = OMAP3430_EN_CAM_SHIFT,
|
|
.enable_bit = OMAP3430_EN_CAM_SHIFT,
|
|
@@ -2063,7 +2063,7 @@ static struct clk cam_mclk = {
|
|
static struct clk cam_ick = {
|
|
static struct clk cam_ick = {
|
|
/* Handles both L3 and L4 clocks */
|
|
/* Handles both L3 and L4 clocks */
|
|
.name = "cam_ick",
|
|
.name = "cam_ick",
|
|
- .ops = &clkops_omap2_dflt_wait,
|
|
|
|
|
|
+ .ops = &clkops_omap2_dflt,
|
|
.parent = &l4_ick,
|
|
.parent = &l4_ick,
|
|
.init = &omap2_init_clk_clkdm,
|
|
.init = &omap2_init_clk_clkdm,
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_ICLKEN),
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_ICLKEN),
|
|
@@ -2074,7 +2074,7 @@ static struct clk cam_ick = {
|
|
|
|
|
|
static struct clk csi2_96m_fck = {
|
|
static struct clk csi2_96m_fck = {
|
|
.name = "csi2_96m_fck",
|
|
.name = "csi2_96m_fck",
|
|
- .ops = &clkops_omap2_dflt_wait,
|
|
|
|
|
|
+ .ops = &clkops_omap2_dflt,
|
|
.parent = &core_96m_fck,
|
|
.parent = &core_96m_fck,
|
|
.init = &omap2_init_clk_clkdm,
|
|
.init = &omap2_init_clk_clkdm,
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_FCLKEN),
|
|
.enable_reg = OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_FCLKEN),
|