|
|
@@ -3,6 +3,8 @@
|
|
|
*
|
|
|
* Copyright (C) 2011 Texas Instruments, Inc.
|
|
|
* Santosh Shilimkar <santosh.shilimkar@ti.com>
|
|
|
+ * Copyright (C) 2012 Ivaylo Dimitrov <freemangordon@abv.bg>
|
|
|
+ * Copyright (C) 2013 Pali Rohár <pali.rohar@gmail.com>
|
|
|
*
|
|
|
*
|
|
|
* This program is free software,you can redistribute it and/or modify
|
|
|
@@ -70,3 +72,77 @@ phys_addr_t omap_secure_ram_mempool_base(void)
|
|
|
{
|
|
|
return omap_secure_memblock_base;
|
|
|
}
|
|
|
+
|
|
|
+/**
|
|
|
+ * rx51_secure_dispatcher: Routine to dispatch secure PPA API calls
|
|
|
+ * @idx: The PPA API index
|
|
|
+ * @process: Process ID
|
|
|
+ * @flag: The flag indicating criticality of operation
|
|
|
+ * @nargs: Number of valid arguments out of four.
|
|
|
+ * @arg1, arg2, arg3 args4: Parameters passed to secure API
|
|
|
+ *
|
|
|
+ * Return the non-zero error value on failure.
|
|
|
+ *
|
|
|
+ * NOTE: rx51_secure_dispatcher differs from omap_secure_dispatcher because
|
|
|
+ * it calling omap_smc3() instead omap_smc2() and param[0] is nargs+1
|
|
|
+ */
|
|
|
+u32 rx51_secure_dispatcher(u32 idx, u32 process, u32 flag, u32 nargs,
|
|
|
+ u32 arg1, u32 arg2, u32 arg3, u32 arg4)
|
|
|
+{
|
|
|
+ u32 ret;
|
|
|
+ u32 param[5];
|
|
|
+
|
|
|
+ param[0] = nargs+1; /* RX-51 needs number of arguments + 1 */
|
|
|
+ param[1] = arg1;
|
|
|
+ param[2] = arg2;
|
|
|
+ param[3] = arg3;
|
|
|
+ param[4] = arg4;
|
|
|
+
|
|
|
+ /*
|
|
|
+ * Secure API needs physical address
|
|
|
+ * pointer for the parameters
|
|
|
+ */
|
|
|
+ local_irq_disable();
|
|
|
+ local_fiq_disable();
|
|
|
+ flush_cache_all();
|
|
|
+ outer_clean_range(__pa(param), __pa(param + 5));
|
|
|
+ ret = omap_smc3(idx, process, flag, __pa(param));
|
|
|
+ flush_cache_all();
|
|
|
+ local_fiq_enable();
|
|
|
+ local_irq_enable();
|
|
|
+
|
|
|
+ return ret;
|
|
|
+}
|
|
|
+
|
|
|
+/**
|
|
|
+ * rx51_secure_update_aux_cr: Routine to modify the contents of Auxiliary Control Register
|
|
|
+ * @set_bits: bits to set in ACR
|
|
|
+ * @clr_bits: bits to clear in ACR
|
|
|
+ *
|
|
|
+ * Return the non-zero error value on failure.
|
|
|
+*/
|
|
|
+u32 rx51_secure_update_aux_cr(u32 set_bits, u32 clear_bits)
|
|
|
+{
|
|
|
+ u32 acr;
|
|
|
+
|
|
|
+ /* Read ACR */
|
|
|
+ asm volatile ("mrc p15, 0, %0, c1, c0, 1" : "=r" (acr));
|
|
|
+ acr &= ~clear_bits;
|
|
|
+ acr |= set_bits;
|
|
|
+
|
|
|
+ return rx51_secure_dispatcher(RX51_PPA_WRITE_ACR,
|
|
|
+ 0,
|
|
|
+ FLAG_START_CRITICAL,
|
|
|
+ 1, acr, 0, 0, 0);
|
|
|
+}
|
|
|
+
|
|
|
+/**
|
|
|
+ * rx51_secure_rng_call: Routine for HW random generator
|
|
|
+ */
|
|
|
+u32 rx51_secure_rng_call(u32 ptr, u32 count, u32 flag)
|
|
|
+{
|
|
|
+ return rx51_secure_dispatcher(RX51_PPA_HWRNG,
|
|
|
+ 0,
|
|
|
+ NO_FLAG,
|
|
|
+ 3, ptr, count, flag, 0);
|
|
|
+}
|
Tony Lindgren