|
@@ -289,7 +289,7 @@ enum bcm63xx_regs_set {
|
|
|
#define BCM_6358_UART0_BASE (0xfffe0100)
|
|
|
#define BCM_6358_UART1_BASE (0xfffe0120)
|
|
|
#define BCM_6358_GPIO_BASE (0xfffe0080)
|
|
|
-#define BCM_6358_SPI_BASE (0xdeadbeef)
|
|
|
+#define BCM_6358_SPI_BASE (0xfffe0800)
|
|
|
#define BCM_6358_SPI2_BASE (0xfffe0800)
|
|
|
#define BCM_6358_UDC0_BASE (0xfffe0800)
|
|
|
#define BCM_6358_OHCI0_BASE (0xfffe1400)
|