|
@@ -32,6 +32,7 @@
|
|
serial0 = &serial0;
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial1 = &serial1;
|
|
pci0 = &pci0;
|
|
pci0 = &pci0;
|
|
|
|
+ pci1 = &pci1;
|
|
};
|
|
};
|
|
|
|
|
|
cpus {
|
|
cpus {
|
|
@@ -374,7 +375,7 @@
|
|
clock-frequency = <33333333>;
|
|
clock-frequency = <33333333>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupt-parent = <&mpic>;
|
|
interrupts = <0x18 0x2>;
|
|
interrupts = <0x18 0x2>;
|
|
- interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
|
|
|
|
|
+ interrupt-map-mask = <0xff00 0x0 0x0 0x7>;
|
|
interrupt-map = <
|
|
interrupt-map = <
|
|
0x0000 0x0 0x0 0x1 &mpic 0x0 0x2
|
|
0x0000 0x0 0x0 0x1 &mpic 0x0 0x2
|
|
0x0000 0x0 0x0 0x2 &mpic 0x1 0x2
|
|
0x0000 0x0 0x0 0x2 &mpic 0x1 0x2
|