|
@@ -250,12 +250,10 @@ int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
|
|
|
pci_write_config_dword(dev, pos + 4, 0);
|
|
|
region.start = 0;
|
|
|
region.end = sz64;
|
|
|
- pcibios_bus_to_resource(dev, res, ®ion);
|
|
|
bar_disabled = true;
|
|
|
} else {
|
|
|
region.start = l64;
|
|
|
region.end = l64 + sz64;
|
|
|
- pcibios_bus_to_resource(dev, res, ®ion);
|
|
|
}
|
|
|
} else {
|
|
|
sz = pci_size(l, sz, mask);
|
|
@@ -265,9 +263,10 @@ int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
|
|
|
|
|
|
region.start = l;
|
|
|
region.end = l + sz;
|
|
|
- pcibios_bus_to_resource(dev, res, ®ion);
|
|
|
}
|
|
|
|
|
|
+ pcibios_bus_to_resource(dev, res, ®ion);
|
|
|
+
|
|
|
goto out;
|
|
|
|
|
|
|