|
@@ -30,6 +30,7 @@
|
|
#define CTL_TRANSACTION_CTL 0x34
|
|
#define CTL_TRANSACTION_CTL 0x34
|
|
#define CTL_SDIO_STATUS 0x36
|
|
#define CTL_SDIO_STATUS 0x36
|
|
#define CTL_SDIO_IRQ_MASK 0x38
|
|
#define CTL_SDIO_IRQ_MASK 0x38
|
|
|
|
+#define CTL_DMA_ENABLE 0xd8
|
|
#define CTL_RESET_SD 0xe0
|
|
#define CTL_RESET_SD 0xe0
|
|
#define CTL_SDIO_REGS 0x100
|
|
#define CTL_SDIO_REGS 0x100
|
|
#define CTL_CLK_AND_WAIT_CTL 0x138
|
|
#define CTL_CLK_AND_WAIT_CTL 0x138
|