|
@@ -480,6 +480,8 @@ static int wm8510_set_bias_level(struct snd_soc_codec *codec,
|
|
|
power1 |= WM8510_POWER1_BIASEN | WM8510_POWER1_BUFIOEN;
|
|
|
|
|
|
if (codec->dapm.bias_level == SND_SOC_BIAS_OFF) {
|
|
|
+ snd_soc_cache_sync(codec);
|
|
|
+
|
|
|
/* Initial cap charge at VMID 5k */
|
|
|
snd_soc_write(codec, WM8510_POWER1, power1 | 0x3);
|
|
|
mdelay(100);
|
|
@@ -541,18 +543,7 @@ static int wm8510_suspend(struct snd_soc_codec *codec, pm_message_t state)
|
|
|
|
|
|
static int wm8510_resume(struct snd_soc_codec *codec)
|
|
|
{
|
|
|
- int i;
|
|
|
- u8 data[2];
|
|
|
- u16 *cache = codec->reg_cache;
|
|
|
-
|
|
|
- /* Sync reg_cache with the hardware */
|
|
|
- for (i = 0; i < ARRAY_SIZE(wm8510_reg); i++) {
|
|
|
- data[0] = (i << 1) | ((cache[i] >> 8) & 0x0001);
|
|
|
- data[1] = cache[i] & 0x00ff;
|
|
|
- codec->hw_write(codec->control_data, data, 2);
|
|
|
- }
|
|
|
wm8510_set_bias_level(codec, SND_SOC_BIAS_STANDBY);
|
|
|
-
|
|
|
return 0;
|
|
|
}
|
|
|
|