|
@@ -17,6 +17,7 @@
|
|
#include <linux/smc91x.h>
|
|
#include <linux/smc91x.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/clk.h>
|
|
|
|
+#include <linux/gpio.h>
|
|
#include <media/soc_camera_platform.h>
|
|
#include <media/soc_camera_platform.h>
|
|
#include <media/sh_mobile_ceu.h>
|
|
#include <media/sh_mobile_ceu.h>
|
|
#include <video/sh_mobile_lcdc.h>
|
|
#include <video/sh_mobile_lcdc.h>
|
|
@@ -25,6 +26,7 @@
|
|
#include <asm/io.h>
|
|
#include <asm/io.h>
|
|
#include <asm/sh_keysc.h>
|
|
#include <asm/sh_keysc.h>
|
|
#include <asm/migor.h>
|
|
#include <asm/migor.h>
|
|
|
|
+#include <asm/sh7722.h>
|
|
|
|
|
|
/* Address IRQ Size Bus Description
|
|
/* Address IRQ Size Bus Description
|
|
* 0x00000000 64MB 16 NOR Flash (SP29PL256N)
|
|
* 0x00000000 64MB 16 NOR Flash (SP29PL256N)
|
|
@@ -169,7 +171,7 @@ static void migor_nand_flash_cmd_ctl(struct mtd_info *mtd, int cmd,
|
|
|
|
|
|
static int migor_nand_flash_ready(struct mtd_info *mtd)
|
|
static int migor_nand_flash_ready(struct mtd_info *mtd)
|
|
{
|
|
{
|
|
- return ctrl_inb(PORT_PADR) & 0x02; /* PTA1 */
|
|
|
|
|
|
+ return gpio_get_value(GPIO_PTA1); /* NAND_RBn */
|
|
}
|
|
}
|
|
|
|
|
|
struct platform_nand_data migor_nand_flash_data = {
|
|
struct platform_nand_data migor_nand_flash_data = {
|
|
@@ -286,22 +288,15 @@ static struct clk *camera_clk;
|
|
|
|
|
|
static void camera_power_on(void)
|
|
static void camera_power_on(void)
|
|
{
|
|
{
|
|
- unsigned char value;
|
|
|
|
-
|
|
|
|
camera_clk = clk_get(NULL, "video_clk");
|
|
camera_clk = clk_get(NULL, "video_clk");
|
|
clk_set_rate(camera_clk, 24000000);
|
|
clk_set_rate(camera_clk, 24000000);
|
|
clk_enable(camera_clk); /* start VIO_CKO */
|
|
clk_enable(camera_clk); /* start VIO_CKO */
|
|
|
|
|
|
|
|
+ /* use VIO_RST to take camera out of reset */
|
|
mdelay(10);
|
|
mdelay(10);
|
|
- value = ctrl_inb(PORT_PTDR);
|
|
|
|
- value &= ~0x09;
|
|
|
|
-#ifndef CONFIG_SH_MIGOR_RTA_WVGA
|
|
|
|
- value |= 0x01;
|
|
|
|
-#endif
|
|
|
|
- ctrl_outb(value, PORT_PTDR);
|
|
|
|
|
|
+ gpio_set_value(GPIO_PTT3, 0);
|
|
mdelay(10);
|
|
mdelay(10);
|
|
-
|
|
|
|
- ctrl_outb(value | 8, PORT_PTDR);
|
|
|
|
|
|
+ gpio_set_value(GPIO_PTT3, 1);
|
|
}
|
|
}
|
|
|
|
|
|
static void camera_power_off(void)
|
|
static void camera_power_off(void)
|
|
@@ -309,7 +304,7 @@ static void camera_power_off(void)
|
|
clk_disable(camera_clk); /* stop VIO_CKO */
|
|
clk_disable(camera_clk); /* stop VIO_CKO */
|
|
clk_put(camera_clk);
|
|
clk_put(camera_clk);
|
|
|
|
|
|
- ctrl_outb(ctrl_inb(PORT_PTDR) & ~0x08, PORT_PTDR);
|
|
|
|
|
|
+ gpio_set_value(GPIO_PTT3, 0);
|
|
}
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_I2C
|
|
#ifdef CONFIG_I2C
|
|
@@ -458,75 +453,133 @@ static struct i2c_board_info migor_i2c_devices[] = {
|
|
|
|
|
|
static int __init migor_devices_setup(void)
|
|
static int __init migor_devices_setup(void)
|
|
{
|
|
{
|
|
|
|
+ /* Lit D11 LED */
|
|
|
|
+ gpio_request(GPIO_PTJ7, NULL);
|
|
|
|
+ gpio_direction_output(GPIO_PTJ7, 1);
|
|
|
|
+ gpio_export(GPIO_PTJ7, 0);
|
|
|
|
+
|
|
|
|
+ /* Lit D12 LED */
|
|
|
|
+ gpio_request(GPIO_PTJ5, NULL);
|
|
|
|
+ gpio_direction_output(GPIO_PTJ5, 1);
|
|
|
|
+ gpio_export(GPIO_PTJ5, 0);
|
|
|
|
+
|
|
|
|
+ /* SMC91C111 */
|
|
|
|
+ gpio_request(GPIO_FN_IRQ0, NULL);
|
|
|
|
+
|
|
|
|
+ /* KEYSC */
|
|
clk_always_enable("mstp214"); /* KEYSC */
|
|
clk_always_enable("mstp214"); /* KEYSC */
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT0, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT1, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT3, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT4_IN6, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYIN1, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYIN2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYIN3, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYIN4, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_KEYOUT5_IN5, NULL);
|
|
|
|
+
|
|
|
|
+ /* NAND Flash */
|
|
|
|
+ gpio_request(GPIO_FN_CS6A_CE2B, NULL);
|
|
|
|
+ ctrl_outl((ctrl_inl(BSC_CS6ABCR) & ~0x0600) | 0x0200, BSC_CS6ABCR);
|
|
|
|
+ gpio_request(GPIO_PTA1, NULL);
|
|
|
|
+ gpio_direction_input(GPIO_PTA1);
|
|
|
|
+
|
|
|
|
+ /* Touch Panel */
|
|
|
|
+ gpio_request(GPIO_FN_IRQ6, NULL);
|
|
|
|
+
|
|
|
|
+ /* LCD Panel */
|
|
clk_always_enable("mstp200"); /* LCDC */
|
|
clk_always_enable("mstp200"); /* LCDC */
|
|
|
|
+#ifdef CONFIG_SH_MIGOR_QVGA /* LCDC - QVGA - Enable SYS Interface signals */
|
|
|
|
+ gpio_request(GPIO_FN_LCDD17, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD16, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD15, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD14, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD13, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD12, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD11, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD10, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD8, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD7, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD6, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD5, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD4, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD3, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD1, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDRS, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDCS, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDRD, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDWR, NULL);
|
|
|
|
+ gpio_request(GPIO_PTH2, NULL); /* LCD_DON */
|
|
|
|
+ gpio_direction_output(GPIO_PTH2, 1);
|
|
|
|
+#endif
|
|
|
|
+#ifdef CONFIG_SH_MIGOR_RTA_WVGA /* LCDC - WVGA - Enable RGB Interface signals */
|
|
|
|
+ gpio_request(GPIO_FN_LCDD15, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD14, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD13, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD12, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD11, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD10, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD9, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD8, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD7, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD6, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD5, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD4, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD3, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD1, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDD0, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDLCLK, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDDCK, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDVEPWC, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDVCPWC, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDVSYN, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDHSYN, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDDISP, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_LCDDON, NULL);
|
|
|
|
+#endif
|
|
|
|
+
|
|
|
|
+ /* CEU */
|
|
clk_always_enable("mstp203"); /* CEU */
|
|
clk_always_enable("mstp203"); /* CEU */
|
|
|
|
+ gpio_request(GPIO_FN_VIO_CLK2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_VD2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_HD2, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_FLD, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_CKO, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D15, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D14, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D13, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D12, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D11, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D10, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D9, NULL);
|
|
|
|
+ gpio_request(GPIO_FN_VIO_D8, NULL);
|
|
|
|
+
|
|
|
|
+ gpio_request(GPIO_PTT3, NULL); /* VIO_RST */
|
|
|
|
+ gpio_direction_output(GPIO_PTT3, 0);
|
|
|
|
+ gpio_request(GPIO_PTT2, NULL); /* TV_IN_EN */
|
|
|
|
+ gpio_direction_output(GPIO_PTT2, 1);
|
|
|
|
+ gpio_request(GPIO_PTT0, NULL); /* CAM_EN */
|
|
|
|
+#ifdef CONFIG_SH_MIGOR_RTA_WVGA
|
|
|
|
+ gpio_direction_output(GPIO_PTT0, 0);
|
|
|
|
+#else
|
|
|
|
+ gpio_direction_output(GPIO_PTT0, 1);
|
|
|
|
+#endif
|
|
|
|
+ ctrl_outw(ctrl_inw(PORT_MSELCRB) | 0x2000, PORT_MSELCRB); /* D15->D8 */
|
|
|
|
|
|
platform_resource_setup_memory(&migor_ceu_device, "ceu", 4 << 20);
|
|
platform_resource_setup_memory(&migor_ceu_device, "ceu", 4 << 20);
|
|
|
|
|
|
i2c_register_board_info(0, migor_i2c_devices,
|
|
i2c_register_board_info(0, migor_i2c_devices,
|
|
ARRAY_SIZE(migor_i2c_devices));
|
|
ARRAY_SIZE(migor_i2c_devices));
|
|
-
|
|
|
|
|
|
+
|
|
return platform_add_devices(migor_devices, ARRAY_SIZE(migor_devices));
|
|
return platform_add_devices(migor_devices, ARRAY_SIZE(migor_devices));
|
|
}
|
|
}
|
|
__initcall(migor_devices_setup);
|
|
__initcall(migor_devices_setup);
|
|
|
|
|
|
static void __init migor_setup(char **cmdline_p)
|
|
static void __init migor_setup(char **cmdline_p)
|
|
{
|
|
{
|
|
- /* SMC91C111 - Enable IRQ0 */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PJCR) & ~0x0003, PORT_PJCR);
|
|
|
|
-
|
|
|
|
- /* KEYSC */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PYCR) & ~0x0fff, PORT_PYCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PZCR) & ~0x0ff0, PORT_PZCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PSELA) & ~0x4100, PORT_PSELA);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRA) & ~0x4000, PORT_HIZCRA);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRC) & ~0xc000, PORT_HIZCRC);
|
|
|
|
-
|
|
|
|
- /* NAND Flash */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PXCR) & 0x0fff, PORT_PXCR);
|
|
|
|
- ctrl_outl((ctrl_inl(BSC_CS6ABCR) & ~0x00000600) | 0x00000200,
|
|
|
|
- BSC_CS6ABCR);
|
|
|
|
-
|
|
|
|
- /* Touch Panel - Enable IRQ6 */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PZCR) & ~0xc, PORT_PZCR);
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_PSELA) | 0x8000), PORT_PSELA);
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_HIZCRC) & ~0x4000), PORT_HIZCRC);
|
|
|
|
-
|
|
|
|
-#ifdef CONFIG_SH_MIGOR_RTA_WVGA
|
|
|
|
- /* LCDC - WVGA - Enable RGB Interface signals */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PACR) & ~0x0003, PORT_PACR);
|
|
|
|
- ctrl_outw(0x0000, PORT_PHCR);
|
|
|
|
- ctrl_outw(0x0000, PORT_PLCR);
|
|
|
|
- ctrl_outw(0x0000, PORT_PMCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PRCR) & ~0x000f, PORT_PRCR);
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_PSELD) & ~0x000d) | 0x0400, PORT_PSELD);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_MSELCRB) & ~0x0100, PORT_MSELCRB);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRA) & ~0x01e0, PORT_HIZCRA);
|
|
|
|
-#endif
|
|
|
|
-#ifdef CONFIG_SH_MIGOR_QVGA
|
|
|
|
- /* LCDC - QVGA - Enable SYS Interface signals */
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PACR) & ~0x0003, PORT_PACR);
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_PHCR) & ~0xcfff) | 0x0010, PORT_PHCR);
|
|
|
|
- ctrl_outw(0x0000, PORT_PLCR);
|
|
|
|
- ctrl_outw(0x0000, PORT_PMCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PRCR) & ~0x030f, PORT_PRCR);
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_PSELD) & ~0x0001) | 0x0420, PORT_PSELD);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_MSELCRB) | 0x0100, PORT_MSELCRB);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRA) & ~0x01e0, PORT_HIZCRA);
|
|
|
|
-#endif
|
|
|
|
-
|
|
|
|
- /* CEU */
|
|
|
|
- ctrl_outw((ctrl_inw(PORT_PTCR) & ~0x03c3) | 0x0051, PORT_PTCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PUCR) & ~0x03ff, PORT_PUCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PVCR) & ~0x03ff, PORT_PVCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PWCR) & ~0x3c00, PORT_PWCR);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PSELC) | 0x0001, PORT_PSELC);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PSELD) & ~0x2000, PORT_PSELD);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_PSELE) | 0x000f, PORT_PSELE);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_MSELCRB) | 0x2200, PORT_MSELCRB);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRA) & ~0x0a00, PORT_HIZCRA);
|
|
|
|
- ctrl_outw(ctrl_inw(PORT_HIZCRB) & ~0x0003, PORT_HIZCRB);
|
|
|
|
}
|
|
}
|
|
|
|
|
|
static struct sh_machine_vector mv_migor __initmv = {
|
|
static struct sh_machine_vector mv_migor __initmv = {
|