|
@@ -228,10 +228,12 @@ static void SA5_intr_mask(struct ctlr_info *h, unsigned long val)
|
|
|
if (val) { /* Turn interrupts on */
|
|
|
h->interrupts_enabled = 1;
|
|
|
writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
+ (void) readl(h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
} else { /* Turn them off */
|
|
|
h->interrupts_enabled = 0;
|
|
|
writel(SA5_INTR_OFF,
|
|
|
h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
+ (void) readl(h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
}
|
|
|
}
|
|
|
|
|
@@ -240,10 +242,12 @@ static void SA5_performant_intr_mask(struct ctlr_info *h, unsigned long val)
|
|
|
if (val) { /* turn on interrupts */
|
|
|
h->interrupts_enabled = 1;
|
|
|
writel(0, h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
+ (void) readl(h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
} else {
|
|
|
h->interrupts_enabled = 0;
|
|
|
writel(SA5_PERF_INTR_OFF,
|
|
|
h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
+ (void) readl(h->vaddr + SA5_REPLY_INTR_MASK_OFFSET);
|
|
|
}
|
|
|
}
|
|
|
|