|
@@ -35,6 +35,9 @@
|
|
|
#define INT2SMSKCR3 0xfe7822ac
|
|
|
#define INT2SMSKCR4 0xfe7822b0
|
|
|
|
|
|
+#define INT2NTSR0 0xfe700060
|
|
|
+#define INT2NTSR1 0xfe700064
|
|
|
+
|
|
|
static int r8a7779_set_wake(struct irq_data *data, unsigned int on)
|
|
|
{
|
|
|
return 0; /* always allow wakeup */
|
|
@@ -49,6 +52,10 @@ void __init r8a7779_init_irq(void)
|
|
|
gic_init(0, 29, gic_dist_base, gic_cpu_base);
|
|
|
gic_arch_extn.irq_set_wake = r8a7779_set_wake;
|
|
|
|
|
|
+ /* route all interrupts to ARM */
|
|
|
+ __raw_writel(0xffffffff, INT2NTSR0);
|
|
|
+ __raw_writel(0x3fffffff, INT2NTSR1);
|
|
|
+
|
|
|
/* unmask all known interrupts in INTCS2 */
|
|
|
__raw_writel(0xfffffff0, INT2SMSKCR0);
|
|
|
__raw_writel(0xfff7ffff, INT2SMSKCR1);
|