|
@@ -291,9 +291,9 @@ int cx23885_sram_channel_setup(struct cx23885_dev *dev,
|
|
|
lines = 6;
|
|
|
BUG_ON(lines < 2);
|
|
|
|
|
|
- cx_write(8 + 0, cpu_to_le32(RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC) );
|
|
|
- cx_write(8 + 4, cpu_to_le32(8) );
|
|
|
- cx_write(8 + 8, cpu_to_le32(0) );
|
|
|
+ cx_write(8 + 0, RISC_JUMP | RISC_IRQ1 | RISC_CNT_INC);
|
|
|
+ cx_write(8 + 4, 8);
|
|
|
+ cx_write(8 + 8, 0);
|
|
|
|
|
|
/* write CDT */
|
|
|
for (i = 0; i < lines; i++) {
|
|
@@ -408,11 +408,11 @@ static void cx23885_risc_disasm(struct cx23885_tsport *port,
|
|
|
dev->name, risc->cpu, (unsigned long)risc->dma);
|
|
|
for (i = 0; i < (risc->size >> 2); i += n) {
|
|
|
printk("%s: %04d: ", dev->name, i);
|
|
|
- n = cx23885_risc_decode(risc->cpu[i]);
|
|
|
+ n = cx23885_risc_decode(le32_to_cpu(risc->cpu[i]));
|
|
|
for (j = 1; j < n; j++)
|
|
|
printk("%s: %04d: 0x%08x [ arg #%d ]\n",
|
|
|
dev->name, i + j, risc->cpu[i + j], j);
|
|
|
- if (risc->cpu[i] == RISC_JUMP)
|
|
|
+ if (risc->cpu[i] == cpu_to_le32(RISC_JUMP))
|
|
|
break;
|
|
|
}
|
|
|
}
|