|
@@ -570,11 +570,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params,
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case DM1:
|
|
|
- postinc = ®isters[Dreg_index[opcode >> 2 & 0x0c]];
|
|
|
+ postinc = ®isters[Dreg_index[opcode >> 2 & 0x03]];
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case DM2:
|
|
|
- postinc = ®isters[Dreg_index[opcode >> 4 & 0x30]];
|
|
|
+ postinc = ®isters[Dreg_index[opcode >> 4 & 0x03]];
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case AM0:
|
|
@@ -582,11 +582,11 @@ static int misalignment_addr(unsigned long *registers, unsigned params,
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case AM1:
|
|
|
- postinc = ®isters[Areg_index[opcode >> 2 & 0x0c]];
|
|
|
+ postinc = ®isters[Areg_index[opcode >> 2 & 0x03]];
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case AM2:
|
|
|
- postinc = ®isters[Areg_index[opcode >> 4 & 0x30]];
|
|
|
+ postinc = ®isters[Areg_index[opcode >> 4 & 0x03]];
|
|
|
address += *postinc;
|
|
|
break;
|
|
|
case RM0:
|