|
@@ -31,8 +31,8 @@
|
|
reg = <0>;
|
|
reg = <0>;
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
clock-frequency = <0>; // Filled in by zImage
|
|
timebase-frequency = <0>; // Filled in by zImage
|
|
timebase-frequency = <0>; // Filled in by zImage
|
|
- i-cache-line-size = <32>;
|
|
|
|
- d-cache-line-size = <32>;
|
|
|
|
|
|
+ i-cache-line-size = <20>;
|
|
|
|
+ d-cache-line-size = <20>;
|
|
i-cache-size = <8000>; /* 32 kB */
|
|
i-cache-size = <8000>; /* 32 kB */
|
|
d-cache-size = <8000>; /* 32 kB */
|
|
d-cache-size = <8000>; /* 32 kB */
|
|
dcr-controller;
|
|
dcr-controller;
|