|
@@ -45,6 +45,8 @@
|
|
|
#include <asm/mach/irq.h>
|
|
|
#include <asm/hardware/gic.h>
|
|
|
|
|
|
+#include "irqchip.h"
|
|
|
+
|
|
|
union gic_base {
|
|
|
void __iomem *common_base;
|
|
|
void __percpu __iomem **percpu_base;
|
|
@@ -814,4 +816,9 @@ int __init gic_of_init(struct device_node *node, struct device_node *parent)
|
|
|
gic_cnt++;
|
|
|
return 0;
|
|
|
}
|
|
|
+IRQCHIP_DECLARE(cortex_a15_gic, "arm,cortex-a15-gic", gic_of_init);
|
|
|
+IRQCHIP_DECLARE(cortex_a9_gic, "arm,cortex-a9-gic", gic_of_init);
|
|
|
+IRQCHIP_DECLARE(msm_8660_qgic, "qcom,msm-8660-qgic", gic_of_init);
|
|
|
+IRQCHIP_DECLARE(msm_qgic2, "qcom,msm-qgic2", gic_of_init);
|
|
|
+
|
|
|
#endif
|