|
@@ -91,6 +91,27 @@ struct ixp4xx_pata_data {
|
|
|
|
|
|
struct sys_timer;
|
|
|
|
|
|
+#define IXP4XX_ETH_NPEA 0x00
|
|
|
+#define IXP4XX_ETH_NPEB 0x10
|
|
|
+#define IXP4XX_ETH_NPEC 0x20
|
|
|
+
|
|
|
+/* Information about built-in Ethernet MAC interfaces */
|
|
|
+struct eth_plat_info {
|
|
|
+ u8 phy; /* MII PHY ID, 0 - 31 */
|
|
|
+ u8 rxq; /* configurable, currently 0 - 31 only */
|
|
|
+ u8 txreadyq;
|
|
|
+ u8 hwaddr[6];
|
|
|
+};
|
|
|
+
|
|
|
+/* Information about built-in HSS (synchronous serial) interfaces */
|
|
|
+struct hss_plat_info {
|
|
|
+ int (*set_clock)(int port, unsigned int clock_type);
|
|
|
+ int (*open)(int port, void *pdev,
|
|
|
+ void (*set_carrier_cb)(void *pdev, int carrier));
|
|
|
+ void (*close)(int port, void *pdev);
|
|
|
+ u8 txreadyq;
|
|
|
+};
|
|
|
+
|
|
|
/*
|
|
|
* Frequency of clock used for primary clocksource
|
|
|
*/
|