|
@@ -3417,7 +3417,13 @@ int __init omap3xxx_clk_init(void)
|
|
struct omap_clk *c;
|
|
struct omap_clk *c;
|
|
u32 cpu_clkflg = CK_3XXX;
|
|
u32 cpu_clkflg = CK_3XXX;
|
|
|
|
|
|
- if (cpu_is_omap34xx()) {
|
|
|
|
|
|
+ if (cpu_is_omap3517()) {
|
|
|
|
+ cpu_mask = RATE_IN_3XXX | RATE_IN_3430ES2PLUS;
|
|
|
|
+ cpu_clkflg |= CK_3517;
|
|
|
|
+ } else if (cpu_is_omap3505()) {
|
|
|
|
+ cpu_mask = RATE_IN_3XXX | RATE_IN_3430ES2PLUS;
|
|
|
|
+ cpu_clkflg |= CK_3505;
|
|
|
|
+ } else if (cpu_is_omap34xx()) {
|
|
cpu_mask = RATE_IN_3XXX;
|
|
cpu_mask = RATE_IN_3XXX;
|
|
cpu_clkflg |= CK_343X;
|
|
cpu_clkflg |= CK_343X;
|
|
|
|
|
|
@@ -3432,12 +3438,6 @@ int __init omap3xxx_clk_init(void)
|
|
cpu_mask |= RATE_IN_3430ES2PLUS;
|
|
cpu_mask |= RATE_IN_3430ES2PLUS;
|
|
cpu_clkflg |= CK_3430ES2;
|
|
cpu_clkflg |= CK_3430ES2;
|
|
}
|
|
}
|
|
- } else if (cpu_is_omap3517()) {
|
|
|
|
- cpu_mask = RATE_IN_3XXX | RATE_IN_3430ES2PLUS;
|
|
|
|
- cpu_clkflg |= CK_3517;
|
|
|
|
- } else if (cpu_is_omap3505()) {
|
|
|
|
- cpu_mask = RATE_IN_3XXX | RATE_IN_3430ES2PLUS;
|
|
|
|
- cpu_clkflg |= CK_3505;
|
|
|
|
}
|
|
}
|
|
|
|
|
|
if (omap3_has_192mhz_clk())
|
|
if (omap3_has_192mhz_clk())
|