|
@@ -395,9 +395,6 @@ mpc85xx_cds_pcibios_fixup(void)
|
|
|
|
|
|
TODC_ALLOC();
|
|
|
|
|
|
-static const char *GFAR_PHY_0 = "phy0:0";
|
|
|
-static const char *GFAR_PHY_1 = "phy0:1";
|
|
|
-
|
|
|
/* ************************************************************************
|
|
|
*
|
|
|
* Setup the architecture
|
|
@@ -461,34 +458,37 @@ mpc85xx_cds_setup_arch(void)
|
|
|
mdata->irq[2] = -1;
|
|
|
mdata->irq[3] = -1;
|
|
|
mdata->irq[31] = -1;
|
|
|
- mdata->paddr += binfo->bi_immr_base;
|
|
|
|
|
|
/* setup the board related information for the enet controllers */
|
|
|
pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC1);
|
|
|
if (pdata) {
|
|
|
pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
|
|
|
- pdata->bus_id = GFAR_PHY_0;
|
|
|
+ pdata->bus_id = 0;
|
|
|
+ pdata->phy_id = 0;
|
|
|
memcpy(pdata->mac_addr, binfo->bi_enetaddr, 6);
|
|
|
}
|
|
|
|
|
|
pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_TSEC2);
|
|
|
if (pdata) {
|
|
|
pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
|
|
|
- pdata->bus_id = GFAR_PHY_1;
|
|
|
+ pdata->bus_id = 0;
|
|
|
+ pdata->phy_id = 1;
|
|
|
memcpy(pdata->mac_addr, binfo->bi_enet1addr, 6);
|
|
|
}
|
|
|
|
|
|
pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_eTSEC1);
|
|
|
if (pdata) {
|
|
|
pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
|
|
|
- pdata->bus_id = GFAR_PHY_0;
|
|
|
+ pdata->bus_id = 0;
|
|
|
+ pdata->phy_id = 0;
|
|
|
memcpy(pdata->mac_addr, binfo->bi_enetaddr, 6);
|
|
|
}
|
|
|
|
|
|
pdata = (struct gianfar_platform_data *) ppc_sys_get_pdata(MPC85xx_eTSEC2);
|
|
|
if (pdata) {
|
|
|
pdata->board_flags = FSL_GIANFAR_BRD_HAS_PHY_INTR;
|
|
|
- pdata->bus_id = GFAR_PHY_1;
|
|
|
+ pdata->bus_id = 0;
|
|
|
+ pdata->phy_id = 1;
|
|
|
memcpy(pdata->mac_addr, binfo->bi_enet1addr, 6);
|
|
|
}
|
|
|
|