|
@@ -133,7 +133,7 @@ static const u8 FSCHMD_REG_TEMP_STATE[5][5] = {
|
|
{ 0x71, 0x81, 0x91 }, /* her */
|
|
{ 0x71, 0x81, 0x91 }, /* her */
|
|
{ 0x71, 0xd1, 0x81, 0x91 }, /* scy */
|
|
{ 0x71, 0xd1, 0x81, 0x91 }, /* scy */
|
|
{ 0x71, 0x81, 0x91 }, /* hrc */
|
|
{ 0x71, 0x81, 0x91 }, /* hrc */
|
|
- { 0x71, 0x81, 0x91, 0xd1, 0xe1 }, /* hmd */
|
|
|
|
|
|
+ { 0x71, 0x81, 0x91, 0xd1, 0xe1 }, /* hmd */
|
|
};
|
|
};
|
|
|
|
|
|
/* temperature high limit registers, FSC does not document these. Proven to be
|
|
/* temperature high limit registers, FSC does not document these. Proven to be
|
|
@@ -146,7 +146,7 @@ static const u8 FSCHMD_REG_TEMP_LIMIT[5][5] = {
|
|
{ 0x76, 0x86, 0x96 }, /* her */
|
|
{ 0x76, 0x86, 0x96 }, /* her */
|
|
{ 0x76, 0xd6, 0x86, 0x96 }, /* scy */
|
|
{ 0x76, 0xd6, 0x86, 0x96 }, /* scy */
|
|
{ 0x76, 0x86, 0x96 }, /* hrc */
|
|
{ 0x76, 0x86, 0x96 }, /* hrc */
|
|
- { 0x76, 0x86, 0x96, 0xd6, 0xe6 }, /* hmd */
|
|
|
|
|
|
+ { 0x76, 0x86, 0x96, 0xd6, 0xe6 }, /* hmd */
|
|
};
|
|
};
|
|
|
|
|
|
/* These were found through experimenting with an fscher, currently they are
|
|
/* These were found through experimenting with an fscher, currently they are
|