|
@@ -97,12 +97,17 @@
|
|
#define AT91_PIOD (0xfffff800 - AT91_BASE_SYS)
|
|
#define AT91_PIOD (0xfffff800 - AT91_BASE_SYS)
|
|
#define AT91_PMC (0xfffffc00 - AT91_BASE_SYS)
|
|
#define AT91_PMC (0xfffffc00 - AT91_BASE_SYS)
|
|
#define AT91_RSTC (0xfffffd00 - AT91_BASE_SYS)
|
|
#define AT91_RSTC (0xfffffd00 - AT91_BASE_SYS)
|
|
-#define AT91_SHDC (0xfffffd10 - AT91_BASE_SYS)
|
|
|
|
|
|
+#define AT91_SHDWC (0xfffffd10 - AT91_BASE_SYS)
|
|
#define AT91_RTT (0xfffffd20 - AT91_BASE_SYS)
|
|
#define AT91_RTT (0xfffffd20 - AT91_BASE_SYS)
|
|
#define AT91_PIT (0xfffffd30 - AT91_BASE_SYS)
|
|
#define AT91_PIT (0xfffffd30 - AT91_BASE_SYS)
|
|
#define AT91_WDT (0xfffffd40 - AT91_BASE_SYS)
|
|
#define AT91_WDT (0xfffffd40 - AT91_BASE_SYS)
|
|
#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS)
|
|
#define AT91_GPBR (0xfffffd50 - AT91_BASE_SYS)
|
|
|
|
|
|
|
|
+#define AT91_USART0 AT91CAP9_BASE_US0
|
|
|
|
+#define AT91_USART1 AT91CAP9_BASE_US1
|
|
|
|
+#define AT91_USART2 AT91CAP9_BASE_US2
|
|
|
|
+
|
|
|
|
+
|
|
/*
|
|
/*
|
|
* Internal Memory.
|
|
* Internal Memory.
|
|
*/
|
|
*/
|