|
@@ -96,6 +96,7 @@ enum {
|
|
PORT_SCR = 0x20,
|
|
PORT_SCR = 0x20,
|
|
|
|
|
|
/* HOST_CTL bits */
|
|
/* HOST_CTL bits */
|
|
|
|
+ HCTL_LEDEN = (1 << 3), /* enable LED operation */
|
|
HCTL_IRQOFF = (1 << 8), /* global IRQ off */
|
|
HCTL_IRQOFF = (1 << 8), /* global IRQ off */
|
|
HCTL_FTHD0 = (1 << 10), /* fifo threshold 0 */
|
|
HCTL_FTHD0 = (1 << 10), /* fifo threshold 0 */
|
|
HCTL_FTHD1 = (1 << 11), /* fifo threshold 1*/
|
|
HCTL_FTHD1 = (1 << 11), /* fifo threshold 1*/
|
|
@@ -540,7 +541,7 @@ static unsigned int inic_qc_issue(struct ata_queued_cmd *qc)
|
|
void __iomem *port_base = inic_port_base(ap);
|
|
void __iomem *port_base = inic_port_base(ap);
|
|
|
|
|
|
/* fire up the ADMA engine */
|
|
/* fire up the ADMA engine */
|
|
- writew(HCTL_FTHD0, port_base + HOST_CTL);
|
|
|
|
|
|
+ writew(HCTL_FTHD0 | HCTL_LEDEN, port_base + HOST_CTL);
|
|
writew(IDMA_CTL_GO, port_base + PORT_IDMA_CTL);
|
|
writew(IDMA_CTL_GO, port_base + PORT_IDMA_CTL);
|
|
writeb(0, port_base + PORT_CPB_PTQFIFO);
|
|
writeb(0, port_base + PORT_CPB_PTQFIFO);
|
|
|
|
|