|
@@ -1250,6 +1250,7 @@ struct v4l2_ext_controls {
|
|
|
#define V4L2_CTRL_CLASS_JPEG 0x009d0000 /* JPEG-compression controls */
|
|
|
#define V4L2_CTRL_CLASS_IMAGE_SOURCE 0x009e0000 /* Image source controls */
|
|
|
#define V4L2_CTRL_CLASS_IMAGE_PROC 0x009f0000 /* Image processing controls */
|
|
|
+#define V4L2_CTRL_CLASS_DV 0x00a00000 /* Digital Video controls */
|
|
|
|
|
|
#define V4L2_CTRL_ID_MASK (0x0fffffff)
|
|
|
#define V4L2_CTRL_ID2CLASS(id) ((id) & 0x0fff0000UL)
|
|
@@ -1993,6 +1994,28 @@ enum v4l2_jpeg_chroma_subsampling {
|
|
|
#define V4L2_CID_LINK_FREQ (V4L2_CID_IMAGE_PROC_CLASS_BASE + 1)
|
|
|
#define V4L2_CID_PIXEL_RATE (V4L2_CID_IMAGE_PROC_CLASS_BASE + 2)
|
|
|
|
|
|
+/* DV-class control IDs defined by V4L2 */
|
|
|
+#define V4L2_CID_DV_CLASS_BASE (V4L2_CTRL_CLASS_DV | 0x900)
|
|
|
+#define V4L2_CID_DV_CLASS (V4L2_CTRL_CLASS_DV | 1)
|
|
|
+
|
|
|
+#define V4L2_CID_DV_TX_HOTPLUG (V4L2_CID_DV_CLASS_BASE + 1)
|
|
|
+#define V4L2_CID_DV_TX_RXSENSE (V4L2_CID_DV_CLASS_BASE + 2)
|
|
|
+#define V4L2_CID_DV_TX_EDID_PRESENT (V4L2_CID_DV_CLASS_BASE + 3)
|
|
|
+#define V4L2_CID_DV_TX_MODE (V4L2_CID_DV_CLASS_BASE + 4)
|
|
|
+enum v4l2_dv_tx_mode {
|
|
|
+ V4L2_DV_TX_MODE_DVI_D = 0,
|
|
|
+ V4L2_DV_TX_MODE_HDMI = 1,
|
|
|
+};
|
|
|
+#define V4L2_CID_DV_TX_RGB_RANGE (V4L2_CID_DV_CLASS_BASE + 5)
|
|
|
+enum v4l2_dv_rgb_range {
|
|
|
+ V4L2_DV_RGB_RANGE_AUTO = 0,
|
|
|
+ V4L2_DV_RGB_RANGE_LIMITED = 1,
|
|
|
+ V4L2_DV_RGB_RANGE_FULL = 2,
|
|
|
+};
|
|
|
+
|
|
|
+#define V4L2_CID_DV_RX_POWER_PRESENT (V4L2_CID_DV_CLASS_BASE + 100)
|
|
|
+#define V4L2_CID_DV_RX_RGB_RANGE (V4L2_CID_DV_CLASS_BASE + 101)
|
|
|
+
|
|
|
/*
|
|
|
* T U N I N G
|
|
|
*/
|