|
@@ -81,3 +81,28 @@ void bcma_core_set_clockmode(struct bcma_device *core,
|
|
|
}
|
|
|
}
|
|
|
EXPORT_SYMBOL_GPL(bcma_core_set_clockmode);
|
|
|
+
|
|
|
+void bcma_core_pll_ctl(struct bcma_device *core, u32 req, u32 status, bool on)
|
|
|
+{
|
|
|
+ u16 i;
|
|
|
+
|
|
|
+ WARN_ON(req & ~BCMA_CLKCTLST_EXTRESREQ);
|
|
|
+ WARN_ON(status & ~BCMA_CLKCTLST_EXTRESST);
|
|
|
+
|
|
|
+ if (on) {
|
|
|
+ bcma_set32(core, BCMA_CLKCTLST, req);
|
|
|
+ for (i = 0; i < 10000; i++) {
|
|
|
+ if ((bcma_read32(core, BCMA_CLKCTLST) & status) ==
|
|
|
+ status) {
|
|
|
+ i = 0;
|
|
|
+ break;
|
|
|
+ }
|
|
|
+ udelay(10);
|
|
|
+ }
|
|
|
+ if (i)
|
|
|
+ pr_err("PLL enable timeout\n");
|
|
|
+ } else {
|
|
|
+ pr_warn("Disabling PLL not supported yet!\n");
|
|
|
+ }
|
|
|
+}
|
|
|
+EXPORT_SYMBOL_GPL(bcma_core_pll_ctl);
|