|
@@ -152,7 +152,8 @@
|
|
|
};
|
|
|
|
|
|
uart5: serial@02018000 {
|
|
|
- compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
|
|
|
+ compatible = "fsl,imx6sl-uart",
|
|
|
+ "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
reg = <0x02018000 0x4000>;
|
|
|
interrupts = <0 30 0x04>;
|
|
|
clocks = <&clks IMX6SL_CLK_UART>,
|
|
@@ -162,7 +163,8 @@
|
|
|
};
|
|
|
|
|
|
uart1: serial@02020000 {
|
|
|
- compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
|
|
|
+ compatible = "fsl,imx6sl-uart",
|
|
|
+ "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
reg = <0x02020000 0x4000>;
|
|
|
interrupts = <0 26 0x04>;
|
|
|
clocks = <&clks IMX6SL_CLK_UART>,
|
|
@@ -172,7 +174,8 @@
|
|
|
};
|
|
|
|
|
|
uart2: serial@02024000 {
|
|
|
- compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
|
|
|
+ compatible = "fsl,imx6sl-uart",
|
|
|
+ "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
reg = <0x02024000 0x4000>;
|
|
|
interrupts = <0 27 0x04>;
|
|
|
clocks = <&clks IMX6SL_CLK_UART>,
|
|
@@ -209,7 +212,8 @@
|
|
|
};
|
|
|
|
|
|
uart3: serial@02034000 {
|
|
|
- compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
|
|
|
+ compatible = "fsl,imx6sl-uart",
|
|
|
+ "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
reg = <0x02034000 0x4000>;
|
|
|
interrupts = <0 28 0x04>;
|
|
|
clocks = <&clks IMX6SL_CLK_UART>,
|
|
@@ -219,7 +223,8 @@
|
|
|
};
|
|
|
|
|
|
uart4: serial@02038000 {
|
|
|
- compatible = "fsl,imx6sl-uart", "fsl,imx21-uart";
|
|
|
+ compatible = "fsl,imx6sl-uart",
|
|
|
+ "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
reg = <0x02038000 0x4000>;
|
|
|
interrupts = <0 29 0x04>;
|
|
|
clocks = <&clks IMX6SL_CLK_UART>,
|