|
@@ -1150,7 +1150,8 @@ static int iommu_init_domains(struct intel_iommu *iommu)
|
|
|
unsigned long nlongs;
|
|
|
|
|
|
ndomains = cap_ndoms(iommu->cap);
|
|
|
- pr_debug("Number of Domains supportd <%ld>\n", ndomains);
|
|
|
+ pr_debug("IOMMU %d: Number of Domains supportd <%ld>\n", iommu->seq_id,
|
|
|
+ ndomains);
|
|
|
nlongs = BITS_TO_LONGS(ndomains);
|
|
|
|
|
|
spin_lock_init(&iommu->lock);
|
|
@@ -2319,14 +2320,16 @@ int __init init_dmars(void)
|
|
|
*/
|
|
|
iommu->flush.flush_context = __iommu_flush_context;
|
|
|
iommu->flush.flush_iotlb = __iommu_flush_iotlb;
|
|
|
- printk(KERN_INFO "IOMMU 0x%Lx: using Register based "
|
|
|
+ printk(KERN_INFO "IOMMU %d 0x%Lx: using Register based "
|
|
|
"invalidation\n",
|
|
|
+ iommu->seq_id,
|
|
|
(unsigned long long)drhd->reg_base_addr);
|
|
|
} else {
|
|
|
iommu->flush.flush_context = qi_flush_context;
|
|
|
iommu->flush.flush_iotlb = qi_flush_iotlb;
|
|
|
- printk(KERN_INFO "IOMMU 0x%Lx: using Queued "
|
|
|
+ printk(KERN_INFO "IOMMU %d 0x%Lx: using Queued "
|
|
|
"invalidation\n",
|
|
|
+ iommu->seq_id,
|
|
|
(unsigned long long)drhd->reg_base_addr);
|
|
|
}
|
|
|
}
|