|
@@ -1995,6 +1995,7 @@ static struct omap_hwmod am33xx_uart1_hwmod = {
|
|
|
.name = "uart1",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4_wkup_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart1_irqs,
|
|
|
.sdma_reqs = uart1_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_wkupdm_ck",
|
|
@@ -2015,6 +2016,7 @@ static struct omap_hwmod am33xx_uart2_hwmod = {
|
|
|
.name = "uart2",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4ls_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart2_irqs,
|
|
|
.sdma_reqs = uart1_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_ck",
|
|
@@ -2042,6 +2044,7 @@ static struct omap_hwmod am33xx_uart3_hwmod = {
|
|
|
.name = "uart3",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4ls_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart3_irqs,
|
|
|
.sdma_reqs = uart3_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_ck",
|
|
@@ -2062,6 +2065,7 @@ static struct omap_hwmod am33xx_uart4_hwmod = {
|
|
|
.name = "uart4",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4ls_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart4_irqs,
|
|
|
.sdma_reqs = uart1_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_ck",
|
|
@@ -2082,6 +2086,7 @@ static struct omap_hwmod am33xx_uart5_hwmod = {
|
|
|
.name = "uart5",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4ls_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart5_irqs,
|
|
|
.sdma_reqs = uart1_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_ck",
|
|
@@ -2102,6 +2107,7 @@ static struct omap_hwmod am33xx_uart6_hwmod = {
|
|
|
.name = "uart6",
|
|
|
.class = &uart_class,
|
|
|
.clkdm_name = "l4ls_clkdm",
|
|
|
+ .flags = HWMOD_SWSUP_SIDLE_ACT,
|
|
|
.mpu_irqs = am33xx_uart6_irqs,
|
|
|
.sdma_reqs = uart1_edma_reqs,
|
|
|
.main_clk = "dpll_per_m2_div4_ck",
|