瀏覽代碼

[MIPS] SMTC: Synchronize cp0 counters on bootup.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Ralf Baechle 18 年之前
父節點
當前提交
64c590b7a6
共有 1 個文件被更改,包括 1 次插入0 次删除
  1. 1 0
      arch/mips/kernel/smtc.c

+ 1 - 0
arch/mips/kernel/smtc.c

@@ -476,6 +476,7 @@ void mipsmt_prepare_cpus(void)
 			write_vpe_c0_compare(0);
 			write_vpe_c0_compare(0);
 			/* Propagate Config7 */
 			/* Propagate Config7 */
 			write_vpe_c0_config7(read_c0_config7());
 			write_vpe_c0_config7(read_c0_config7());
+			write_vpe_c0_count(read_c0_count());
 		}
 		}
 		/* enable multi-threading within VPE */
 		/* enable multi-threading within VPE */
 		write_vpe_c0_vpecontrol(read_vpe_c0_vpecontrol() | VPECONTROL_TE);
 		write_vpe_c0_vpecontrol(read_vpe_c0_vpecontrol() | VPECONTROL_TE);