|
@@ -322,16 +322,6 @@ void rs600_hpd_fini(struct radeon_device *rdev)
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
-void rs600_bm_disable(struct radeon_device *rdev)
|
|
|
|
-{
|
|
|
|
- u16 tmp;
|
|
|
|
-
|
|
|
|
- /* disable bus mastering */
|
|
|
|
- pci_read_config_word(rdev->pdev, 0x4, &tmp);
|
|
|
|
- pci_write_config_word(rdev->pdev, 0x4, tmp & 0xFFFB);
|
|
|
|
- mdelay(1);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
int rs600_asic_reset(struct radeon_device *rdev)
|
|
int rs600_asic_reset(struct radeon_device *rdev)
|
|
{
|
|
{
|
|
struct rv515_mc_save save;
|
|
struct rv515_mc_save save;
|
|
@@ -355,7 +345,8 @@ int rs600_asic_reset(struct radeon_device *rdev)
|
|
WREG32(RADEON_CP_RB_CNTL, tmp);
|
|
WREG32(RADEON_CP_RB_CNTL, tmp);
|
|
pci_save_state(rdev->pdev);
|
|
pci_save_state(rdev->pdev);
|
|
/* disable bus mastering */
|
|
/* disable bus mastering */
|
|
- rs600_bm_disable(rdev);
|
|
|
|
|
|
+ pci_clear_master(rdev->pdev);
|
|
|
|
+ mdelay(1);
|
|
/* reset GA+VAP */
|
|
/* reset GA+VAP */
|
|
WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) |
|
|
WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) |
|
|
S_0000F0_SOFT_RESET_GA(1));
|
|
S_0000F0_SOFT_RESET_GA(1));
|