|
@@ -196,6 +196,7 @@ struct tegra_slink_data {
|
|
|
u32 rx_status;
|
|
|
u32 status_reg;
|
|
|
bool is_packed;
|
|
|
+ bool is_first_msg;
|
|
|
unsigned long packed_size;
|
|
|
|
|
|
u32 command_reg;
|
|
@@ -823,55 +824,56 @@ static int tegra_slink_setup(struct spi_device *spi)
|
|
|
return 0;
|
|
|
}
|
|
|
|
|
|
-static int tegra_slink_transfer_one_message(struct spi_master *master,
|
|
|
- struct spi_message *msg)
|
|
|
+static int tegra_slink_prepare_message(struct spi_master *master,
|
|
|
+ struct spi_message *msg)
|
|
|
{
|
|
|
- bool is_first_msg = true;
|
|
|
struct tegra_slink_data *tspi = spi_master_get_devdata(master);
|
|
|
- struct spi_transfer *xfer;
|
|
|
- struct spi_device *spi = msg->spi;
|
|
|
- int ret;
|
|
|
|
|
|
- msg->status = 0;
|
|
|
- msg->actual_length = 0;
|
|
|
+ tspi->is_first_msg = true;
|
|
|
|
|
|
- list_for_each_entry(xfer, &msg->transfers, transfer_list) {
|
|
|
- INIT_COMPLETION(tspi->xfer_completion);
|
|
|
- ret = tegra_slink_start_transfer_one(spi, xfer, is_first_msg);
|
|
|
- if (ret < 0) {
|
|
|
- dev_err(tspi->dev,
|
|
|
- "spi can not start transfer, err %d\n", ret);
|
|
|
- goto exit;
|
|
|
- }
|
|
|
- is_first_msg = false;
|
|
|
- ret = wait_for_completion_timeout(&tspi->xfer_completion,
|
|
|
- SLINK_DMA_TIMEOUT);
|
|
|
- if (WARN_ON(ret == 0)) {
|
|
|
- dev_err(tspi->dev,
|
|
|
- "spi trasfer timeout, err %d\n", ret);
|
|
|
- ret = -EIO;
|
|
|
- goto exit;
|
|
|
- }
|
|
|
+ return 0;
|
|
|
+}
|
|
|
|
|
|
- if (tspi->tx_status || tspi->rx_status) {
|
|
|
- dev_err(tspi->dev, "Error in Transfer\n");
|
|
|
- ret = -EIO;
|
|
|
- goto exit;
|
|
|
- }
|
|
|
- msg->actual_length += xfer->len;
|
|
|
- if (xfer->cs_change && xfer->delay_usecs) {
|
|
|
- tegra_slink_writel(tspi, tspi->def_command_reg,
|
|
|
- SLINK_COMMAND);
|
|
|
- udelay(xfer->delay_usecs);
|
|
|
- }
|
|
|
+static int tegra_slink_transfer_one(struct spi_master *master,
|
|
|
+ struct spi_device *spi,
|
|
|
+ struct spi_transfer *xfer)
|
|
|
+{
|
|
|
+ struct tegra_slink_data *tspi = spi_master_get_devdata(master);
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ INIT_COMPLETION(tspi->xfer_completion);
|
|
|
+ ret = tegra_slink_start_transfer_one(spi, xfer, tspi->is_first_msg);
|
|
|
+ if (ret < 0) {
|
|
|
+ dev_err(tspi->dev,
|
|
|
+ "spi can not start transfer, err %d\n", ret);
|
|
|
+ return ret;
|
|
|
}
|
|
|
- ret = 0;
|
|
|
-exit:
|
|
|
+ tspi->is_first_msg = false;
|
|
|
+ ret = wait_for_completion_timeout(&tspi->xfer_completion,
|
|
|
+ SLINK_DMA_TIMEOUT);
|
|
|
+ if (WARN_ON(ret == 0)) {
|
|
|
+ dev_err(tspi->dev,
|
|
|
+ "spi trasfer timeout, err %d\n", ret);
|
|
|
+ return -EIO;
|
|
|
+ }
|
|
|
+
|
|
|
+ if (tspi->tx_status)
|
|
|
+ return tspi->tx_status;
|
|
|
+ if (tspi->rx_status)
|
|
|
+ return tspi->rx_status;
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static int tegra_slink_unprepare_message(struct spi_master *master,
|
|
|
+ struct spi_message *msg)
|
|
|
+{
|
|
|
+ struct tegra_slink_data *tspi = spi_master_get_devdata(master);
|
|
|
+
|
|
|
tegra_slink_writel(tspi, tspi->def_command_reg, SLINK_COMMAND);
|
|
|
tegra_slink_writel(tspi, tspi->def_command2_reg, SLINK_COMMAND2);
|
|
|
- msg->status = ret;
|
|
|
- spi_finalize_current_message(master);
|
|
|
- return ret;
|
|
|
+
|
|
|
+ return 0;
|
|
|
}
|
|
|
|
|
|
static irqreturn_t handle_cpu_based_xfer(struct tegra_slink_data *tspi)
|
|
@@ -1074,7 +1076,9 @@ static int tegra_slink_probe(struct platform_device *pdev)
|
|
|
/* the spi->mode bits understood by this driver: */
|
|
|
master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH;
|
|
|
master->setup = tegra_slink_setup;
|
|
|
- master->transfer_one_message = tegra_slink_transfer_one_message;
|
|
|
+ master->prepare_message = tegra_slink_prepare_message;
|
|
|
+ master->transfer_one = tegra_slink_transfer_one;
|
|
|
+ master->unprepare_message = tegra_slink_unprepare_message;
|
|
|
master->auto_runtime_pm = true;
|
|
|
master->num_chipselect = MAX_CHIP_SELECT;
|
|
|
master->bus_num = -1;
|