|
@@ -178,7 +178,7 @@ static void i82443bxgx_edacmc_check(struct mem_ctl_info *mci)
|
|
|
{
|
|
|
struct i82443bxgx_edacmc_error_info info;
|
|
|
|
|
|
- debugf1("MC%d: " __FILE__ ": %s()\n", mci->mc_idx, __func__);
|
|
|
+ debugf1("MC%d: %s: %s()\n", mci->mc_idx, __FILE__, __func__);
|
|
|
i82443bxgx_edacmc_get_error_info(mci, &info);
|
|
|
i82443bxgx_edacmc_process_error_info(mci, &info, 1);
|
|
|
}
|
|
@@ -198,13 +198,13 @@ static void i82443bxgx_init_csrows(struct mem_ctl_info *mci,
|
|
|
for (index = 0; index < mci->nr_csrows; index++) {
|
|
|
csrow = &mci->csrows[index];
|
|
|
pci_read_config_byte(pdev, I82443BXGX_DRB + index, &drbar);
|
|
|
- debugf1("MC%d: " __FILE__ ": %s() Row=%d DRB = %#0x\n",
|
|
|
- mci->mc_idx, __func__, index, drbar);
|
|
|
+ debugf1("MC%d: %s: %s() Row=%d DRB = %#0x\n",
|
|
|
+ mci->mc_idx, __FILE__, __func__, index, drbar);
|
|
|
row_high_limit = ((u32) drbar << 23);
|
|
|
/* find the DRAM Chip Select Base address and mask */
|
|
|
- debugf1("MC%d: " __FILE__ ": %s() Row=%d, "
|
|
|
- "Boundry Address=%#0x, Last = %#0x \n",
|
|
|
- mci->mc_idx, __func__, index, row_high_limit,
|
|
|
+ debugf1("MC%d: %s: %s() Row=%d, "
|
|
|
+ "Boundry Address=%#0x, Last = %#0x\n",
|
|
|
+ mci->mc_idx, __FILE__, __func__, index, row_high_limit,
|
|
|
row_high_limit_last);
|
|
|
|
|
|
/* 440GX goes to 2GB, represented with a DRB of 0. */
|
|
@@ -237,7 +237,7 @@ static int i82443bxgx_edacmc_probe1(struct pci_dev *pdev, int dev_idx)
|
|
|
enum mem_type mtype;
|
|
|
enum edac_type edac_mode;
|
|
|
|
|
|
- debugf0("MC: " __FILE__ ": %s()\n", __func__);
|
|
|
+ debugf0("MC: %s: %s()\n", __FILE__, __func__);
|
|
|
|
|
|
/* Something is really hosed if PCI config space reads from
|
|
|
* the MC aren't working.
|
|
@@ -250,7 +250,7 @@ static int i82443bxgx_edacmc_probe1(struct pci_dev *pdev, int dev_idx)
|
|
|
if (mci == NULL)
|
|
|
return -ENOMEM;
|
|
|
|
|
|
- debugf0("MC: " __FILE__ ": %s(): mci = %p\n", __func__, mci);
|
|
|
+ debugf0("MC: %s: %s(): mci = %p\n", __FILE__, __func__, mci);
|
|
|
mci->dev = &pdev->dev;
|
|
|
mci->mtype_cap = MEM_FLAG_EDO | MEM_FLAG_SDR | MEM_FLAG_RDR;
|
|
|
mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_EC | EDAC_FLAG_SECDED;
|
|
@@ -336,7 +336,7 @@ static int i82443bxgx_edacmc_probe1(struct pci_dev *pdev, int dev_idx)
|
|
|
__func__);
|
|
|
}
|
|
|
|
|
|
- debugf3("MC: " __FILE__ ": %s(): success\n", __func__);
|
|
|
+ debugf3("MC: %s: %s(): success\n", __FILE__, __func__);
|
|
|
return 0;
|
|
|
|
|
|
fail:
|
|
@@ -352,7 +352,7 @@ static int __devinit i82443bxgx_edacmc_init_one(struct pci_dev *pdev,
|
|
|
{
|
|
|
int rc;
|
|
|
|
|
|
- debugf0("MC: " __FILE__ ": %s()\n", __func__);
|
|
|
+ debugf0("MC: %s: %s()\n", __FILE__, __func__);
|
|
|
|
|
|
/* don't need to call pci_enable_device() */
|
|
|
rc = i82443bxgx_edacmc_probe1(pdev, ent->driver_data);
|
|
@@ -367,7 +367,7 @@ static void __devexit i82443bxgx_edacmc_remove_one(struct pci_dev *pdev)
|
|
|
{
|
|
|
struct mem_ctl_info *mci;
|
|
|
|
|
|
- debugf0(__FILE__ ": %s()\n", __func__);
|
|
|
+ debugf0("%s: %s()\n", __FILE__, __func__);
|
|
|
|
|
|
if (i82443bxgx_pci)
|
|
|
edac_pci_release_generic_ctl(i82443bxgx_pci);
|