|
@@ -71,7 +71,6 @@ int r100_set_surface_reg(struct radeon_device *rdev, int reg,
|
|
|
int r100_clear_surface_reg(struct radeon_device *rdev, int reg);
|
|
|
void r100_bandwidth_update(struct radeon_device *rdev);
|
|
|
void r100_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
|
|
|
-int r100_ib_test(struct radeon_device *rdev);
|
|
|
int r100_ring_test(struct radeon_device *rdev);
|
|
|
|
|
|
static struct radeon_asic r100_asic = {
|
|
@@ -79,27 +78,13 @@ static struct radeon_asic r100_asic = {
|
|
|
.fini = &r100_fini,
|
|
|
.suspend = &r100_suspend,
|
|
|
.resume = &r100_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r100_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &r100_pci_gart_tlb_flush,
|
|
|
.gart_set_page = &r100_pci_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r100_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
@@ -145,27 +130,13 @@ static struct radeon_asic r300_asic = {
|
|
|
.fini = &r300_fini,
|
|
|
.suspend = &r300_suspend,
|
|
|
.resume = &r300_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r300_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &r100_pci_gart_tlb_flush,
|
|
|
.gart_set_page = &r100_pci_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r300_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
@@ -195,25 +166,13 @@ static struct radeon_asic r420_asic = {
|
|
|
.fini = &r420_fini,
|
|
|
.suspend = &r420_suspend,
|
|
|
.resume = &r420_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r300_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
.gart_set_page = &rv370_pcie_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r300_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
@@ -248,27 +207,13 @@ static struct radeon_asic rs400_asic = {
|
|
|
.fini = &rs400_fini,
|
|
|
.suspend = &rs400_suspend,
|
|
|
.resume = &rs400_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r300_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rs400_gart_tlb_flush,
|
|
|
.gart_set_page = &rs400_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r300_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &r100_irq_set,
|
|
|
.irq_process = &r100_irq_process,
|
|
|
.get_vblank_counter = &r100_get_vblank_counter,
|
|
@@ -307,27 +252,13 @@ static struct radeon_asic rs600_asic = {
|
|
|
.fini = &rs600_fini,
|
|
|
.suspend = &rs600_suspend,
|
|
|
.resume = &rs600_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r300_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rs600_gart_tlb_flush,
|
|
|
.gart_set_page = &rs600_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r300_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
@@ -359,27 +290,13 @@ static struct radeon_asic rs690_asic = {
|
|
|
.fini = &rs690_fini,
|
|
|
.suspend = &rs690_suspend,
|
|
|
.resume = &rs690_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r300_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rs400_gart_tlb_flush,
|
|
|
.gart_set_page = &rs400_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &r300_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
@@ -417,27 +334,13 @@ static struct radeon_asic rv515_asic = {
|
|
|
.fini = &rv515_fini,
|
|
|
.suspend = &rv515_suspend,
|
|
|
.resume = &rv515_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &rv515_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = &rv370_pcie_gart_init,
|
|
|
- .gart_fini = &rv370_pcie_gart_fini,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
.gart_set_page = &rv370_pcie_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &rv515_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
@@ -466,27 +369,13 @@ static struct radeon_asic r520_asic = {
|
|
|
.fini = &rv515_fini,
|
|
|
.suspend = &rv515_suspend,
|
|
|
.resume = &r520_resume,
|
|
|
- .errata = NULL,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &rv515_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = NULL,
|
|
|
- .wb_fini = NULL,
|
|
|
- .gart_init = NULL,
|
|
|
- .gart_fini = NULL,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &rv370_pcie_gart_tlb_flush,
|
|
|
.gart_set_page = &rv370_pcie_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
.cp_commit = &r100_cp_commit,
|
|
|
.ring_start = &rv515_ring_start,
|
|
|
.ring_test = &r100_ring_test,
|
|
|
.ring_ib_execute = &r100_ring_ib_execute,
|
|
|
- .ib_test = NULL,
|
|
|
.irq_set = &rs600_irq_set,
|
|
|
.irq_process = &rs600_irq_process,
|
|
|
.get_vblank_counter = &rs600_get_vblank_counter,
|
|
@@ -533,36 +422,22 @@ int r600_set_surface_reg(struct radeon_device *rdev, int reg,
|
|
|
uint32_t offset, uint32_t obj_size);
|
|
|
int r600_clear_surface_reg(struct radeon_device *rdev, int reg);
|
|
|
void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib);
|
|
|
-int r600_ib_test(struct radeon_device *rdev);
|
|
|
int r600_ring_test(struct radeon_device *rdev);
|
|
|
int r600_copy_blit(struct radeon_device *rdev,
|
|
|
uint64_t src_offset, uint64_t dst_offset,
|
|
|
unsigned num_pages, struct radeon_fence *fence);
|
|
|
|
|
|
static struct radeon_asic r600_asic = {
|
|
|
- .errata = NULL,
|
|
|
.init = &r600_init,
|
|
|
.fini = &r600_fini,
|
|
|
.suspend = &r600_suspend,
|
|
|
.resume = &r600_resume,
|
|
|
.cp_commit = &r600_cp_commit,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &r600_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = &r600_wb_init,
|
|
|
- .wb_fini = &r600_wb_fini,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &r600_pcie_gart_tlb_flush,
|
|
|
.gart_set_page = &rs600_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
- .ring_start = NULL,
|
|
|
.ring_test = &r600_ring_test,
|
|
|
.ring_ib_execute = &r600_ring_ib_execute,
|
|
|
- .ib_test = &r600_ib_test,
|
|
|
.irq_set = &r600_irq_set,
|
|
|
.irq_process = &r600_irq_process,
|
|
|
.fence_ring_emit = &r600_fence_ring_emit,
|
|
@@ -589,29 +464,16 @@ int rv770_resume(struct radeon_device *rdev);
|
|
|
int rv770_gpu_reset(struct radeon_device *rdev);
|
|
|
|
|
|
static struct radeon_asic rv770_asic = {
|
|
|
- .errata = NULL,
|
|
|
.init = &rv770_init,
|
|
|
.fini = &rv770_fini,
|
|
|
.suspend = &rv770_suspend,
|
|
|
.resume = &rv770_resume,
|
|
|
.cp_commit = &r600_cp_commit,
|
|
|
- .vram_info = NULL,
|
|
|
.gpu_reset = &rv770_gpu_reset,
|
|
|
- .mc_init = NULL,
|
|
|
- .mc_fini = NULL,
|
|
|
- .wb_init = &r600_wb_init,
|
|
|
- .wb_fini = &r600_wb_fini,
|
|
|
- .gart_enable = NULL,
|
|
|
- .gart_disable = NULL,
|
|
|
.gart_tlb_flush = &r600_pcie_gart_tlb_flush,
|
|
|
.gart_set_page = &rs600_gart_set_page,
|
|
|
- .cp_init = NULL,
|
|
|
- .cp_fini = NULL,
|
|
|
- .cp_disable = NULL,
|
|
|
- .ring_start = NULL,
|
|
|
.ring_test = &r600_ring_test,
|
|
|
.ring_ib_execute = &r600_ring_ib_execute,
|
|
|
- .ib_test = &r600_ib_test,
|
|
|
.irq_set = &r600_irq_set,
|
|
|
.irq_process = &r600_irq_process,
|
|
|
.fence_ring_emit = &r600_fence_ring_emit,
|