|
@@ -14,7 +14,7 @@
|
|
#define ASB2364_FPGA_REG_RESET_USB __SYSREG(0xa900130c, u16)
|
|
#define ASB2364_FPGA_REG_RESET_USB __SYSREG(0xa900130c, u16)
|
|
#define ASB2364_FPGA_REG_RESET_AV __SYSREG(0xa9001310, u16)
|
|
#define ASB2364_FPGA_REG_RESET_AV __SYSREG(0xa9001310, u16)
|
|
|
|
|
|
-#define ASB2364_FPGA_REG_IRQ(X) __SYSREG(0xa9001590+((X)*4), u16)
|
|
|
|
|
|
+#define ASB2364_FPGA_REG_IRQ(X) __SYSREG(0xa9001510+((X)*4), u16)
|
|
#define ASB2364_FPGA_REG_IRQ_LAN ASB2364_FPGA_REG_IRQ(0)
|
|
#define ASB2364_FPGA_REG_IRQ_LAN ASB2364_FPGA_REG_IRQ(0)
|
|
#define ASB2364_FPGA_REG_IRQ_UART ASB2364_FPGA_REG_IRQ(1)
|
|
#define ASB2364_FPGA_REG_IRQ_UART ASB2364_FPGA_REG_IRQ(1)
|
|
#define ASB2364_FPGA_REG_IRQ_I2C ASB2364_FPGA_REG_IRQ(2)
|
|
#define ASB2364_FPGA_REG_IRQ_I2C ASB2364_FPGA_REG_IRQ(2)
|