|
@@ -120,6 +120,11 @@ static struct clk adc_clk = {
|
|
|
.pmc_mask = 1 << AT91SAM9X5_ID_ADC,
|
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
|
};
|
|
|
+static struct clk adc_op_clk = {
|
|
|
+ .name = "adc_op_clk",
|
|
|
+ .type = CLK_TYPE_PERIPHERAL,
|
|
|
+ .rate_hz = 5000000,
|
|
|
+};
|
|
|
static struct clk dma0_clk = {
|
|
|
.name = "dma0_clk",
|
|
|
.pmc_mask = 1 << AT91SAM9X5_ID_DMA0,
|
|
@@ -205,6 +210,7 @@ static struct clk *periph_clocks[] __initdata = {
|
|
|
&tcb0_clk,
|
|
|
&pwm_clk,
|
|
|
&adc_clk,
|
|
|
+ &adc_op_clk,
|
|
|
&dma0_clk,
|
|
|
&dma1_clk,
|
|
|
&uhphs_clk,
|