|
@@ -20,12 +20,23 @@
|
|
|
#ifndef __MACH_CORE_H
|
|
|
#define __MACH_CORE_H
|
|
|
|
|
|
+#define SOCFPGA_RSTMGR_CTRL 0x04
|
|
|
+#define SOCFPGA_RSTMGR_MODPERRST 0x14
|
|
|
+#define SOCFPGA_RSTMGR_BRGMODRST 0x1c
|
|
|
+
|
|
|
+/* System Manager bits */
|
|
|
+#define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
|
|
|
+#define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
|
|
|
+
|
|
|
extern void socfpga_secondary_startup(void);
|
|
|
extern void __iomem *socfpga_scu_base_addr;
|
|
|
|
|
|
extern void socfpga_init_clocks(void);
|
|
|
extern void socfpga_sysmgr_init(void);
|
|
|
|
|
|
+extern void __iomem *sys_manager_base_addr;
|
|
|
+extern void __iomem *rst_manager_base_addr;
|
|
|
+
|
|
|
extern struct smp_operations socfpga_smp_ops;
|
|
|
extern char secondary_trampoline, secondary_trampoline_end;
|
|
|
|