|
@@ -20,29 +20,30 @@
|
|
#include <linux/ata.h>
|
|
#include <linux/ata.h>
|
|
|
|
|
|
#define DRV_NAME "pata_marvell"
|
|
#define DRV_NAME "pata_marvell"
|
|
-#define DRV_VERSION "0.1.4"
|
|
|
|
|
|
+#define DRV_VERSION "0.1.6"
|
|
|
|
|
|
/**
|
|
/**
|
|
- * marvell_pre_reset - check for 40/80 pin
|
|
|
|
- * @link: link
|
|
|
|
- * @deadline: deadline jiffies for the operation
|
|
|
|
|
|
+ * marvell_pata_active - check if PATA is active
|
|
|
|
+ * @pdev: PCI device
|
|
*
|
|
*
|
|
- * Perform the PATA port setup we need.
|
|
|
|
|
|
+ * Returns 1 if the PATA port may be active. We know how to check this
|
|
|
|
+ * for the 6145 but not the other devices
|
|
*/
|
|
*/
|
|
|
|
|
|
-static int marvell_pre_reset(struct ata_link *link, unsigned long deadline)
|
|
|
|
|
|
+static int marvell_pata_active(struct pci_dev *pdev)
|
|
{
|
|
{
|
|
- struct ata_port *ap = link->ap;
|
|
|
|
- struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
|
|
+ int i;
|
|
u32 devices;
|
|
u32 devices;
|
|
void __iomem *barp;
|
|
void __iomem *barp;
|
|
- int i;
|
|
|
|
|
|
|
|
- /* Check if our port is enabled */
|
|
|
|
|
|
+ /* We don't yet know how to do this for other devices */
|
|
|
|
+ if (pdev->device != 0x6145)
|
|
|
|
+ return 1;
|
|
|
|
|
|
barp = pci_iomap(pdev, 5, 0x10);
|
|
barp = pci_iomap(pdev, 5, 0x10);
|
|
if (barp == NULL)
|
|
if (barp == NULL)
|
|
return -ENOMEM;
|
|
return -ENOMEM;
|
|
|
|
+
|
|
printk("BAR5:");
|
|
printk("BAR5:");
|
|
for(i = 0; i <= 0x0F; i++)
|
|
for(i = 0; i <= 0x0F; i++)
|
|
printk("%02X:%02X ", i, ioread8(barp + i));
|
|
printk("%02X:%02X ", i, ioread8(barp + i));
|
|
@@ -51,9 +52,27 @@ static int marvell_pre_reset(struct ata_link *link, unsigned long deadline)
|
|
devices = ioread32(barp + 0x0C);
|
|
devices = ioread32(barp + 0x0C);
|
|
pci_iounmap(pdev, barp);
|
|
pci_iounmap(pdev, barp);
|
|
|
|
|
|
- if ((pdev->device == 0x6145) && (ap->port_no == 0) &&
|
|
|
|
- (!(devices & 0x10))) /* PATA enable ? */
|
|
|
|
- return -ENOENT;
|
|
|
|
|
|
+ if (devices & 0x10)
|
|
|
|
+ return 1;
|
|
|
|
+ return 0;
|
|
|
|
+}
|
|
|
|
+
|
|
|
|
+/**
|
|
|
|
+ * marvell_pre_reset - check for 40/80 pin
|
|
|
|
+ * @link: link
|
|
|
|
+ * @deadline: deadline jiffies for the operation
|
|
|
|
+ *
|
|
|
|
+ * Perform the PATA port setup we need.
|
|
|
|
+ */
|
|
|
|
+
|
|
|
|
+static int marvell_pre_reset(struct ata_link *link, unsigned long deadline)
|
|
|
|
+{
|
|
|
|
+ struct ata_port *ap = link->ap;
|
|
|
|
+ struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
|
|
+
|
|
|
|
+ if (pdev->device == 0x6145 && ap->port_no == 0 &&
|
|
|
|
+ !marvell_pata_active(pdev)) /* PATA enable ? */
|
|
|
|
+ return -ENOENT;
|
|
|
|
|
|
return ata_sff_prereset(link, deadline);
|
|
return ata_sff_prereset(link, deadline);
|
|
}
|
|
}
|
|
@@ -128,6 +147,12 @@ static int marvell_init_one (struct pci_dev *pdev, const struct pci_device_id *i
|
|
if (pdev->device == 0x6101)
|
|
if (pdev->device == 0x6101)
|
|
ppi[1] = &ata_dummy_port_info;
|
|
ppi[1] = &ata_dummy_port_info;
|
|
|
|
|
|
|
|
+#if defined(CONFIG_AHCI) || defined(CONFIG_AHCI_MODULE)
|
|
|
|
+ if (!marvell_pata_active(pdev)) {
|
|
|
|
+ printk(KERN_INFO DRV_NAME ": PATA port not active, deferring to AHCI driver.\n");
|
|
|
|
+ return -ENODEV;
|
|
|
|
+ }
|
|
|
|
+#endif
|
|
return ata_pci_sff_init_one(pdev, ppi, &marvell_sht, NULL);
|
|
return ata_pci_sff_init_one(pdev, ppi, &marvell_sht, NULL);
|
|
}
|
|
}
|
|
|
|
|