|
@@ -82,7 +82,7 @@
|
|
|
reg = <0x70006000 0x40>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 36 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
serial@70006040 {
|
|
@@ -90,7 +90,7 @@
|
|
|
reg = <0x70006040 0x40>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 37 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
serial@70006200 {
|
|
@@ -98,7 +98,7 @@
|
|
|
reg = <0x70006200 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 46 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
serial@70006300 {
|
|
@@ -106,7 +106,7 @@
|
|
|
reg = <0x70006300 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 90 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
serial@70006400 {
|
|
@@ -114,7 +114,7 @@
|
|
|
reg = <0x70006400 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 91 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
i2c@7000c000 {
|
|
@@ -123,7 +123,7 @@
|
|
|
interrupts = <0 38 0x04>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
i2c@7000c400 {
|
|
@@ -132,7 +132,7 @@
|
|
|
interrupts = <0 84 0x04>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
i2c@7000c500 {
|
|
@@ -141,7 +141,7 @@
|
|
|
interrupts = <0 92 0x04>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
i2c@7000c700 {
|
|
@@ -150,7 +150,7 @@
|
|
|
interrupts = <0 120 0x04>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
i2c@7000d000 {
|
|
@@ -159,7 +159,7 @@
|
|
|
interrupts = <0 53 0x04>;
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
pmc {
|
|
@@ -201,35 +201,35 @@
|
|
|
compatible = "nvidia,tegra30-i2s";
|
|
|
reg = <0x70080300 0x100>;
|
|
|
nvidia,ahub-cif-ids = <4 4>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
tegra_i2s1: i2s@70080400 {
|
|
|
compatible = "nvidia,tegra30-i2s";
|
|
|
reg = <0x70080400 0x100>;
|
|
|
nvidia,ahub-cif-ids = <5 5>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
tegra_i2s2: i2s@70080500 {
|
|
|
compatible = "nvidia,tegra30-i2s";
|
|
|
reg = <0x70080500 0x100>;
|
|
|
nvidia,ahub-cif-ids = <6 6>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
tegra_i2s3: i2s@70080600 {
|
|
|
compatible = "nvidia,tegra30-i2s";
|
|
|
reg = <0x70080600 0x100>;
|
|
|
nvidia,ahub-cif-ids = <7 7>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
tegra_i2s4: i2s@70080700 {
|
|
|
compatible = "nvidia,tegra30-i2s";
|
|
|
reg = <0x70080700 0x100>;
|
|
|
nvidia,ahub-cif-ids = <8 8>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
};
|
|
|
|
|
@@ -237,28 +237,28 @@
|
|
|
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
|
|
|
reg = <0x78000000 0x200>;
|
|
|
interrupts = <0 14 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
sdhci@78000200 {
|
|
|
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
|
|
|
reg = <0x78000200 0x200>;
|
|
|
interrupts = <0 15 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
sdhci@78000400 {
|
|
|
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
|
|
|
reg = <0x78000400 0x200>;
|
|
|
interrupts = <0 19 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
sdhci@78000600 {
|
|
|
compatible = "nvidia,tegra30-sdhci", "nvidia,tegra20-sdhci";
|
|
|
reg = <0x78000600 0x200>;
|
|
|
interrupts = <0 31 0x04>;
|
|
|
- status = "disable";
|
|
|
+ status = "disabled";
|
|
|
};
|
|
|
|
|
|
pmu {
|