|
@@ -1248,14 +1248,14 @@ static int __init arch_setup(void)
|
|
|
|
|
|
/* set SPU2 clock to 83.4 MHz */
|
|
|
clk = clk_get(NULL, "spu_clk");
|
|
|
- if (clk) {
|
|
|
+ if (!IS_ERR(clk)) {
|
|
|
clk_set_rate(clk, clk_round_rate(clk, 83333333));
|
|
|
clk_put(clk);
|
|
|
}
|
|
|
|
|
|
/* change parent of FSI B */
|
|
|
clk = clk_get(NULL, "fsib_clk");
|
|
|
- if (clk) {
|
|
|
+ if (!IS_ERR(clk)) {
|
|
|
clk_register(&fsimckb_clk);
|
|
|
clk_set_parent(clk, &fsimckb_clk);
|
|
|
clk_set_rate(clk, 11000);
|
|
@@ -1273,7 +1273,7 @@ static int __init arch_setup(void)
|
|
|
|
|
|
/* set VPU clock to 166 MHz */
|
|
|
clk = clk_get(NULL, "vpu_clk");
|
|
|
- if (clk) {
|
|
|
+ if (!IS_ERR(clk)) {
|
|
|
clk_set_rate(clk, clk_round_rate(clk, 166000000));
|
|
|
clk_put(clk);
|
|
|
}
|