|
@@ -143,6 +143,8 @@ static inline int kvm_apic_id(struct kvm_lapic *apic)
|
|
|
return (kvm_apic_get_reg(apic, APIC_ID) >> 24) & 0xff;
|
|
|
}
|
|
|
|
|
|
+#define KVM_X2APIC_CID_BITS 0
|
|
|
+
|
|
|
static void recalculate_apic_map(struct kvm *kvm)
|
|
|
{
|
|
|
struct kvm_apic_map *new, *old = NULL;
|
|
@@ -180,7 +182,8 @@ static void recalculate_apic_map(struct kvm *kvm)
|
|
|
if (apic_x2apic_mode(apic)) {
|
|
|
new->ldr_bits = 32;
|
|
|
new->cid_shift = 16;
|
|
|
- new->cid_mask = new->lid_mask = 0xffff;
|
|
|
+ new->cid_mask = (1 << KVM_X2APIC_CID_BITS) - 1;
|
|
|
+ new->lid_mask = 0xffff;
|
|
|
} else if (kvm_apic_sw_enabled(apic) &&
|
|
|
!new->cid_mask /* flat mode */ &&
|
|
|
kvm_apic_get_reg(apic, APIC_DFR) == APIC_DFR_CLUSTER) {
|
|
@@ -841,7 +844,8 @@ static u32 apic_get_tmcct(struct kvm_lapic *apic)
|
|
|
ASSERT(apic != NULL);
|
|
|
|
|
|
/* if initial count is 0, current count should also be 0 */
|
|
|
- if (kvm_apic_get_reg(apic, APIC_TMICT) == 0)
|
|
|
+ if (kvm_apic_get_reg(apic, APIC_TMICT) == 0 ||
|
|
|
+ apic->lapic_timer.period == 0)
|
|
|
return 0;
|
|
|
|
|
|
remaining = hrtimer_get_remaining(&apic->lapic_timer.timer);
|
|
@@ -1691,7 +1695,6 @@ static void apic_sync_pv_eoi_from_guest(struct kvm_vcpu *vcpu,
|
|
|
void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu)
|
|
|
{
|
|
|
u32 data;
|
|
|
- void *vapic;
|
|
|
|
|
|
if (test_bit(KVM_APIC_PV_EOI_PENDING, &vcpu->arch.apic_attention))
|
|
|
apic_sync_pv_eoi_from_guest(vcpu, vcpu->arch.apic);
|
|
@@ -1699,9 +1702,8 @@ void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu)
|
|
|
if (!test_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention))
|
|
|
return;
|
|
|
|
|
|
- vapic = kmap_atomic(vcpu->arch.apic->vapic_page);
|
|
|
- data = *(u32 *)(vapic + offset_in_page(vcpu->arch.apic->vapic_addr));
|
|
|
- kunmap_atomic(vapic);
|
|
|
+ kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
|
|
|
+ sizeof(u32));
|
|
|
|
|
|
apic_set_tpr(vcpu->arch.apic, data & 0xff);
|
|
|
}
|
|
@@ -1737,7 +1739,6 @@ void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu)
|
|
|
u32 data, tpr;
|
|
|
int max_irr, max_isr;
|
|
|
struct kvm_lapic *apic = vcpu->arch.apic;
|
|
|
- void *vapic;
|
|
|
|
|
|
apic_sync_pv_eoi_to_guest(vcpu, apic);
|
|
|
|
|
@@ -1753,18 +1754,24 @@ void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu)
|
|
|
max_isr = 0;
|
|
|
data = (tpr & 0xff) | ((max_isr & 0xf0) << 8) | (max_irr << 24);
|
|
|
|
|
|
- vapic = kmap_atomic(vcpu->arch.apic->vapic_page);
|
|
|
- *(u32 *)(vapic + offset_in_page(vcpu->arch.apic->vapic_addr)) = data;
|
|
|
- kunmap_atomic(vapic);
|
|
|
+ kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apic->vapic_cache, &data,
|
|
|
+ sizeof(u32));
|
|
|
}
|
|
|
|
|
|
-void kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr)
|
|
|
+int kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr)
|
|
|
{
|
|
|
- vcpu->arch.apic->vapic_addr = vapic_addr;
|
|
|
- if (vapic_addr)
|
|
|
+ if (vapic_addr) {
|
|
|
+ if (kvm_gfn_to_hva_cache_init(vcpu->kvm,
|
|
|
+ &vcpu->arch.apic->vapic_cache,
|
|
|
+ vapic_addr, sizeof(u32)))
|
|
|
+ return -EINVAL;
|
|
|
__set_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
|
|
|
- else
|
|
|
+ } else {
|
|
|
__clear_bit(KVM_APIC_CHECK_VAPIC, &vcpu->arch.apic_attention);
|
|
|
+ }
|
|
|
+
|
|
|
+ vcpu->arch.apic->vapic_addr = vapic_addr;
|
|
|
+ return 0;
|
|
|
}
|
|
|
|
|
|
int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data)
|