|
@@ -44,11 +44,60 @@
|
|
|
gpio = <&gpio0 1 0>;
|
|
|
};
|
|
|
};
|
|
|
+
|
|
|
+ clocks {
|
|
|
+ /* 25MHz reference crystal */
|
|
|
+ ref25: oscillator {
|
|
|
+ compatible = "fixed-clock";
|
|
|
+ #clock-cells = <0>;
|
|
|
+ clock-frequency = <25000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
&uart0 { status = "okay"; };
|
|
|
&sata0 { status = "okay"; };
|
|
|
-&i2c0 { status = "okay"; };
|
|
|
+
|
|
|
+&i2c0 {
|
|
|
+ status = "okay";
|
|
|
+ clock-frequency = <100000>;
|
|
|
+
|
|
|
+ si5351: clock-generator {
|
|
|
+ compatible = "silabs,si5351a-msop";
|
|
|
+ reg = <0x60>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ #clock-cells = <1>;
|
|
|
+
|
|
|
+ /* connect xtal input to 25MHz reference */
|
|
|
+ clocks = <&ref25>;
|
|
|
+
|
|
|
+ /* connect xtal input as source of pll0 and pll1 */
|
|
|
+ silabs,pll-source = <0 0>, <1 0>;
|
|
|
+
|
|
|
+ clkout0 {
|
|
|
+ reg = <0>;
|
|
|
+ silabs,drive-strength = <8>;
|
|
|
+ silabs,multisynth-source = <0>;
|
|
|
+ silabs,clock-source = <0>;
|
|
|
+ silabs,pll-master;
|
|
|
+ };
|
|
|
+
|
|
|
+ clkout1 {
|
|
|
+ reg = <1>;
|
|
|
+ silabs,drive-strength = <8>;
|
|
|
+ silabs,multisynth-source = <1>;
|
|
|
+ silabs,clock-source = <0>;
|
|
|
+ silabs,pll-master;
|
|
|
+ };
|
|
|
+
|
|
|
+ clkout2 {
|
|
|
+ reg = <2>;
|
|
|
+ silabs,multisynth-source = <1>;
|
|
|
+ silabs,clock-source = <0>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|
|
|
|
|
|
&sdio0 {
|
|
|
status = "okay";
|