|
@@ -293,7 +293,6 @@ static int __hw_perf_counter_init(struct perf_counter *counter)
|
|
|
return -EACCES;
|
|
|
hwc->nmi = 1;
|
|
|
}
|
|
|
- perf_counters_lapic_init(hwc->nmi);
|
|
|
|
|
|
if (!hwc->irq_period)
|
|
|
hwc->irq_period = x86_pmu.max_period;
|
|
@@ -612,6 +611,8 @@ try_generic:
|
|
|
hwc->counter_base = x86_pmu.perfctr;
|
|
|
}
|
|
|
|
|
|
+ perf_counters_lapic_init(hwc->nmi);
|
|
|
+
|
|
|
x86_pmu.disable(hwc, idx);
|
|
|
|
|
|
cpuc->counters[idx] = counter;
|
|
@@ -1037,7 +1038,7 @@ void __init init_hw_perf_counters(void)
|
|
|
|
|
|
pr_info("... counter mask: %016Lx\n", perf_counter_mask);
|
|
|
|
|
|
- perf_counters_lapic_init(1);
|
|
|
+ perf_counters_lapic_init(0);
|
|
|
register_die_notifier(&perf_counter_nmi_notifier);
|
|
|
}
|
|
|
|