|
@@ -44,25 +44,25 @@
|
|
|
static inline int pciehp_readw(struct controller *ctrl, int reg, u16 *value)
|
|
|
{
|
|
|
struct pci_dev *dev = ctrl->pcie->port;
|
|
|
- return pci_read_config_word(dev, pci_pcie_cap(dev) + reg, value);
|
|
|
+ return pcie_capability_read_word(dev, reg, value);
|
|
|
}
|
|
|
|
|
|
static inline int pciehp_readl(struct controller *ctrl, int reg, u32 *value)
|
|
|
{
|
|
|
struct pci_dev *dev = ctrl->pcie->port;
|
|
|
- return pci_read_config_dword(dev, pci_pcie_cap(dev) + reg, value);
|
|
|
+ return pcie_capability_read_dword(dev, reg, value);
|
|
|
}
|
|
|
|
|
|
static inline int pciehp_writew(struct controller *ctrl, int reg, u16 value)
|
|
|
{
|
|
|
struct pci_dev *dev = ctrl->pcie->port;
|
|
|
- return pci_write_config_word(dev, pci_pcie_cap(dev) + reg, value);
|
|
|
+ return pcie_capability_write_word(dev, reg, value);
|
|
|
}
|
|
|
|
|
|
static inline int pciehp_writel(struct controller *ctrl, int reg, u32 value)
|
|
|
{
|
|
|
struct pci_dev *dev = ctrl->pcie->port;
|
|
|
- return pci_write_config_dword(dev, pci_pcie_cap(dev) + reg, value);
|
|
|
+ return pcie_capability_write_dword(dev, reg, value);
|
|
|
}
|
|
|
|
|
|
/* Power Control Command */
|
|
@@ -855,10 +855,6 @@ struct controller *pcie_init(struct pcie_device *dev)
|
|
|
goto abort;
|
|
|
}
|
|
|
ctrl->pcie = dev;
|
|
|
- if (!pci_pcie_cap(pdev)) {
|
|
|
- ctrl_err(ctrl, "Cannot find PCI Express capability\n");
|
|
|
- goto abort_ctrl;
|
|
|
- }
|
|
|
if (pciehp_readl(ctrl, PCI_EXP_SLTCAP, &slot_cap)) {
|
|
|
ctrl_err(ctrl, "Cannot read SLOTCAP register\n");
|
|
|
goto abort_ctrl;
|