|
@@ -1094,14 +1094,14 @@ EXPORT_SYMBOL(s3c2410_dma_config);
|
|
*
|
|
*
|
|
* configure the dma source/destination hardware type and address
|
|
* configure the dma source/destination hardware type and address
|
|
*
|
|
*
|
|
- * source: S3C2410_DMASRC_HW: source is hardware
|
|
|
|
- * S3C2410_DMASRC_MEM: source is memory
|
|
|
|
|
|
+ * source: DMA_FROM_DEVICE: source is hardware
|
|
|
|
+ * DMA_TO_DEVICE: source is memory
|
|
*
|
|
*
|
|
* devaddr: physical address of the source
|
|
* devaddr: physical address of the source
|
|
*/
|
|
*/
|
|
|
|
|
|
int s3c2410_dma_devconfig(enum dma_ch channel,
|
|
int s3c2410_dma_devconfig(enum dma_ch channel,
|
|
- enum s3c2410_dmasrc source,
|
|
|
|
|
|
+ enum dma_data_direction source,
|
|
unsigned long devaddr)
|
|
unsigned long devaddr)
|
|
{
|
|
{
|
|
struct s3c2410_dma_chan *chan = s3c_dma_lookup_channel(channel);
|
|
struct s3c2410_dma_chan *chan = s3c_dma_lookup_channel(channel);
|
|
@@ -1131,7 +1131,7 @@ int s3c2410_dma_devconfig(enum dma_ch channel,
|
|
hwcfg |= S3C2410_DISRCC_INC;
|
|
hwcfg |= S3C2410_DISRCC_INC;
|
|
|
|
|
|
switch (source) {
|
|
switch (source) {
|
|
- case S3C2410_DMASRC_HW:
|
|
|
|
|
|
+ case DMA_FROM_DEVICE:
|
|
/* source is hardware */
|
|
/* source is hardware */
|
|
pr_debug("%s: hw source, devaddr=%08lx, hwcfg=%d\n",
|
|
pr_debug("%s: hw source, devaddr=%08lx, hwcfg=%d\n",
|
|
__func__, devaddr, hwcfg);
|
|
__func__, devaddr, hwcfg);
|
|
@@ -1142,7 +1142,7 @@ int s3c2410_dma_devconfig(enum dma_ch channel,
|
|
chan->addr_reg = dma_regaddr(chan, S3C2410_DMA_DIDST);
|
|
chan->addr_reg = dma_regaddr(chan, S3C2410_DMA_DIDST);
|
|
break;
|
|
break;
|
|
|
|
|
|
- case S3C2410_DMASRC_MEM:
|
|
|
|
|
|
+ case DMA_TO_DEVICE:
|
|
/* source is memory */
|
|
/* source is memory */
|
|
pr_debug("%s: mem source, devaddr=%08lx, hwcfg=%d\n",
|
|
pr_debug("%s: mem source, devaddr=%08lx, hwcfg=%d\n",
|
|
__func__, devaddr, hwcfg);
|
|
__func__, devaddr, hwcfg);
|